Article

Impact of NBTI on the temporal performance degradation of digital circuits

Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA
IEEE Electron Device Letters (Impact Factor: 2.79). 09/2005; DOI: 10.1109/LED.2005.852523
Source: IEEE Xplore

ABSTRACT Negative bias temperature instability (NBTI) has become one of the major causes for reliability degradation of nanoscale circuits. In this letter, we propose a simple analytical model to predict the delay degradation of a wide class of digital logic gate based on both worst case and activity dependent threshold voltage change under NBTI. We show that by knowing the threshold voltage degradation of a single transistor due to NBTI, one can predict the performance degradation of a circuit with a reasonable degree of accuracy. We find that digital circuits are much less sensitive (approximately 9.2% performance degradation in ten years for 70 nm technology) to NBTI degradation than previously anticipated.

0 Bookmarks
 · 
98 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: As semiconductor manufacturing has entered into the nanoscale era, Bias Temperature Instability (BTI) -Negative BTI (NBTI) in PMOS transistors and Positive BTI (PBTI) in NMOS transistors- has become one of the most serious aging mechanisms that reduces reliability of logic gates. This paper presents a simulation-based BTI analysis in both basic (such as NAND and NOR) and complex gates while considering the impact of input's duty cycle, the frequency at which they change, as well as the impact of the stressed transistor location. The simulation results show that the impact of BTI is strongly gate dependent and that in general the impact in complex gates is larger. When considering both NBTI and PBTI for basic gates, the results reveal that for a NOR gate the impact of NBTI is 2.19× higher than that of PBTI; while for a NAND gate, PBTI impact is 1.27× higher than that of NBTI. When considering different input duty cycles and their frequencies, the results show that the higher the duty cycle, the lower NBTI impact and the higher the PBTI impact regardless of the gate types and the frequency; a variation of ±30% duty cycle causes a variation of up to 49% variation in the impact of NBTI and a variation of 16% in the impact of PBTI. For complex gates, the results show similar trends, but with higher impact.
    01/2012;
  • [Show abstract] [Hide abstract]
    ABSTRACT: The importance of mobility degradation (Δμeff) due to Negative Bias Temperature Instability (NBTI) stress is studied for precise modeling of p-MOSFET drain current degradation (ΔID). An improvement to the SPICE mobility model is presented to incorporate Δμeff , and the modified model is validated against experimental ΔID and transconductance degradation (Δgm) over time, in the subthreshold to strong inversion region, across different SiON and high-k metal gate (HKMG) devices. To gain further insight into NBTI mobility degradation, the well-known physics-based mobility model consisting of three scattering components is revalidated across different devices. This analysis is beneficial for device and circuit simulations in Technology CAD and SPICE environments, respectively, for different process technologies.
    IEEE Transactions on Electron Devices 01/2013; 60(7):2096-2103. · 2.06 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper reports a methodology to correlate Hot Carrier Injection (HCI) degradation mechanism and electrical figures of merit on Lateral-Diffused Metal–Oxide-Semiconductor (LDMOS) transistor. This method is based on RF life test in radar operating conditions coupled to a high drain voltage in order to make visible HCI degradation. We propose drain current modeling vs. time based on a simple extraction procedure. The electron density trapped in the oxide is extracted from hot carrier induced series resistance enhancement model (HISREM – i.e. ΔRd model). From this methodology, the degradation of RF-LDMOS due to HCI is quantified and could be simulated with EDA.
    Microelectronics Reliability 01/2011; 51(8):1289-1294. · 1.14 Impact Factor

Full-text

View
2 Downloads
Available from