Performance dependence of CMOS on silicon substrate orientation for ultrathin oxynitride and HfO2 gate dielectrics

Res. Div., IBM Semicond. R&D Center, Yorktown Heights, NY, USA
IEEE Electron Device Letters (Impact Factor: 2.79). 06/2003; DOI: 10.1109/LED.2003.812565
Source: IEEE Xplore

ABSTRACT Dependence of CMOS performance on silicon crystal orientation of [100], [111], and [110] has been investigated with the equivalent gate dielectric thickness less than 3 nm. Hole mobility enhancement of /spl ges/160% has been observed for both oxynitride and HfO/sub 2/ gate dielectrics on [110] surfaces compared with [100]. CMOS drive current is nearly symmetric on [110] orientation without any degradation of subthreshold slope. For HfO/sub 2/ gate dielectrics, an approximately 68% enhancement of pMOSFET drive current has been demonstrated on [110] substrates at L/sub poly/=0.12 /spl mu/m, while current reduction in nMOS is around 26%.

  • [Show abstract] [Hide abstract]
    ABSTRACT: A Double Gate(DG) FinFET is designed in 30nm, 60nm technology with thickness of dielectric ranging from 1.2nm to 2.5nm and the observations are studied. Then DIBL of the device is calculated. The Double Gate(DG) FinFET is one of the promising devices to extend the CMOS technology beyond the scaling limit of conventional CMOS technology. DG FinFET has an excellent scalability and better short channel effect immunity compared to normal MOSFET device. High-k dielectric can be used in DG FinFET. While using the high-k dielectric it reduces the problems associated with gate leakage and increases the drain current. Sentaurus TCAD tool is used to find out the performance of the devices.
    Circuits, Power and Computing Technologies (ICCPCT), 2013 International Conference on; 01/2013
  • [Show abstract] [Hide abstract]
    ABSTRACT: We propose electrochemical and wet chemical processes to prepare the clean and well-ordered hydrogen-terminated Si(1 1 0)-(1 × 1) surfaces, with our evaluation by low-energy electron-diffraction (LEED), high-resolution electron-energy-loss spectroscopy (HREELS) and X-ray photoelectron spectroscopy (XPS). Clear (1 × 1) LEED patterns indicated the two-dimensional space group of p2mg. The intrinsic SiH bending and stretching modes and surface phonon modes, as well as hydrocarbon impurities were observed by HREELS. Among the procedures tested, the electrochemical etching in a NH4F solution yielded the best ordered surface. The wet chemical etching produced the clean samples suitable for HREELS measurements.
    Applied Surface Science 02/2013; 267:90–92. · 2.54 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Structural, morphological, and band offset properties of GaAs/Ge/GaAs heterostructures grown in situ on (100), (110), and (111)A GaAs substrates using two separate molecular beam epitaxy chambers, connected via vacuum transfer chamber, were investigated. Reflection high energy electron diffraction (RHEED) studies in all cases exhibited a streaky reconstructed surface pattern for Ge. Sharp RHEED patterns from the surface of GaAs on epitaxial Ge/(111)A GaAs and Ge/(110)GaAs demonstrated a superior interface quality than on Ge/(100)GaAs. Atomic force microscopy reveals smooth and uniform morphology with surface roughness of Ge about 0.2–0.3 nm. High-resolution triple axis x-ray rocking curves demonstrate a high-quality Ge epitaxial layer as well as GaAs/Ge/GaAs heterostructures by observing Pendellösung oscillations. Valence band offset, ΔEv, have been derived from x-ray photoelectron spectroscopy (XPS) data on GaAs/Ge/GaAs interfaces for three crystallographic orientations. The ΔEv values for epitaxial GaAs layers grown on Ge and Ge layers grown on (100), (110), and (111)A GaAs substrates are 0.23, 0.26, 0.31 eV (upper GaAs/Ge interface) and 0.42, 0.57, 0.61 eV (bottom Ge/GaAs interface), respectively. Using XPS data obtained from these heterostructures, variations in band discontinuities related to the crystallographic orientation have been observed and established a band offset relation of ΔEV(111)Ga>ΔEV(110)>ΔEV(100)As in both upper and lower interfaces.
    Journal of Vacuum Science & Technology B Microelectronics and Nanometer Structures 01/2013; 31(1):1206-. · 1.36 Impact Factor


1 Download
Available from