An on-chip self-repair calculation and fusing methodology

IEEE Design and Test of Computers (Impact Factor: 1.62). 10/2003; DOI: 10.1109/MDT.2003.1232258
Source: DBLP

ABSTRACT Laser fusing is a standard technique for improving yield with memory reconfiguration and repair, but implementing fusing in production can be challenging and costly. This article introduces an electrically programmable polysilicon fuse and shows how it can reduce fuse area and programming complexity.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: An algebra-logical repair method for FPGA functional logic blocks on the basis of solving the coverage problem is proposed. It is focused on implementation into Infrastructure IP for system-on-a chip and system-in-package. A method is designed for providing the operability of FPGA blocks and digital system as a whole. It enables to obtain exact and optimal solution associated with the minimum number of spares needed to repair the FPGA logic components with multiple faults.
    Design & Test Symposium (EWDTS), 2010 East-West; 10/2010
  • [Show abstract] [Hide abstract]
    ABSTRACT: Built-in self-repair (BISR) technique has been widely used to repair embedded random access memories (RAMs). This paper presents a reconfigurable BISR (ReBISR) scheme for repairing RAMs with different sizes and redundancy organizations. An efficient redundancy analysis algorithm is proposed to allocate redundancies of defective RAMs. In the ReBISR, a reconfigurable built-in redundancy analysis (ReBIRA) circuit is designed to perform the redundancy algorithm for various RAMs. Also, an adaptively reconfigurable fusing methodology is proposed to reduce the repair setup time when the RAMs are operated in normal mode. Experimental results show that the ReBISR scheme can achieve high repair rate (i.e., the ratio of the number of repaired RAMs to the number of defective RAMs). The area cost of the ReBISR is very small, which is only about 2.7% for four RAMs (one 4 Kbit RAM, one 16 Kbit RAM, one 128 Kbit RAM, and one 512 Kbit RAM). Moreover, the time overhead of redundancy analysis is very small. For example, the ratio of the redundancy analysis time to the test time for a 512 Kbit RAM tested by a March-14 test with solid data backgrounds is only about 0.25%. On the other hand, the proposed fusing scheme can achieve about 86.94% reduction of repair setup time in comparison with a typical fusing scheme for 20 512 ?? 16 ?? 64-bit RAMs of which each RAM has one spare row and one spare column.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 07/2010; · 1.22 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Editor's note:As power and density requirements for embedded memories grow, products ranging from mobile applications to high-performance microprocessors are increasingly looking toward eDRAM as an alternative to SRAM. This article describes the state of the art in eDRAM architecture and design with a particular focus on test challenges and solutions.—Leland Chang, IBM T.J. Watson Research Center
    IEEE Design and Test of Computers 01/2011; 28:14-21. · 1.62 Impact Factor


Available from