Article

An on-chip self-repair calculation and fusing methodology

IBM
IEEE Design and Test of Computers (Impact Factor: 1.62). 10/2003; DOI: 10.1109/MDT.2003.1232258
Source: IEEE Xplore

ABSTRACT Laser fusing is a standard technique for improving yield with memory reconfiguration and repair, but implementing fusing in production can be challenging and costly. This article introduces an electrically programmable polysilicon fuse and shows how it can reduce fuse area and programming complexity.

0 Followers
 · 
82 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: An approach is presented to create molecular electronics systems by introducing a multi-valued programmable logic (MVPL) block to model the characteristics recently observed experimentally in certain molecular structures to achieve circuit robustness on a molecular substrate. We show that— given the experimentally observed characteristics of certain types of molecular electronics substrates—we can adopt a multi-valued logic system for the logic blocks, thereby partially avoiding the need to incorporate specialized fault detection or fault tolerant circuitry at the molecular level that would be required in binary logic circuits.
  • [Show abstract] [Hide abstract]
    ABSTRACT: 3-D integration using through-silicon-via (TSV) has been widely acknowledged as one future integrated-circuit (IC) technology. Test and yield are two big issues for volume production of 3-D ICs. In this paper, we propose a built-in self-repair (BISR) scheme to test and repair TSVs in 3-D ICs. The BISR scheme, arranging the TSVs into arrays similar to memories, can effectively enhance the yield of TSVs in a 3-D IC such that the yield of the 3-D IC is boosted. Furthermore, a global fusing methodology is proposed to reduce the requirement of fuses. Simulation and analysis results show that the proposed BISR scheme can drastically reduce the area cost and test time in comparison with an existing TSV repair scheme for the same final yield of TSVs under repair. For a 3-D wide-IO DRAM with 512 TSVs, for example, the proposed repair scheme can achieve 32.4% area reduction and 73.4% test time reduction.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 10/2012; 31(10):1600-1613. DOI:10.1109/TCAD.2012.2198475 · 1.20 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Technology scaling inevitably leads to fabrication processes, which are more susceptible to production faults. At the same time, devices become more vulnerable to wear-out effects, which reduce the long term system reliability. The upcoming challenge of future designs is the development of integrated test and repair techniques dealing with both types of fault mechanisms. Our paper presents a built-in self-test (BIST) and repair solution for regular data path structures of VLIW processors by software-based self-test (SBST). After fault detection and localization by software a hardware reconfiguration, by using redundant components, takes place. Our software test and repair solution can be used to improve yield as well as reliability.

Preview

Download
0 Downloads
Available from