The hybrid field-programmable architecture

Toronto Univ., Ont.
IEEE Design and Test of Computers (Impact Factor: 1.62). 05/1999; DOI: 10.1109/54.765206
Source: DBLP

ABSTRACT The authors propose a new architecture that combines two existing
technologies: lookup-table-based FPGAs and complex programmable logic
devices based on PLA-like blocks. Their mapping results indicate that on
average LUT-based FPGAs require 78% more area than their hybrid FPGA,
while providing roughly the same circuit depth

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a field-programmable gate array (FPGA) logic synthesis technique based upon Boolean satisfiability. This paper shows how to map any Boolean function into an arbitrary programmable logic block (PLB) architecture without any custom decomposition techniques. The authors illustrate several useful applications of this technique by showing how this technique can be used for architecture evaluation and area optimization. When evaluating the FPGA architecture, the authors focus on the basic building block of the FPGA, which they refer to as PLB. In order to illustrate the flexibility of their evaluation framework, several unrelated PLB architectures are evaluated in an automated fashion. Furthermore, the authors show that using their technique is able to reduce FPGA resource usage by 27% on average in common subcircuits found in digital design.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 08/2007; · 1.09 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A novel field programmable gate array (FPGA) logic synthesis technique that determines if a logic function can be implemented in a given programmable circuit is presented, and how this problem can be formalised and solved using quantified Boolean satisfiability is described. This technique is general enough to be applied to any type of logic function and programmable circuit; thus, it has many applications to FPGAs. The application demonstrated is the FPGA programmable logic block evaluation and the results show that this tool allows radical new features of FPGA logic blocks to be evaluated in a rigorous scientific way.
    IEE Proceedings - Computers and Digital Techniques 06/2006;
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Field-Programmable Gate Arrays (FPGAs) have become one of the key digital circuit implementation media over the last decade. A crucial part of their creation lies in their architecture, which governs the nature of their programmable logic functionality and their programmable inter- connect. FPGA architecture has a dramatic effect on the quality of the final device's speed performance, area efficiency, and power consump- tion. This survey reviews the historical development of programmable logic devices, the fundamental programming technologies that the pro- grammability is built on, and then describes the basic understandings gleaned from research on architectures. We include a survey of the key elements of modern commercial FPGA architecture, and look toward future trends in the field.
    Foundations and Trends in Electronic Design Automation. 01/2007; 2:135-253.


Available from