Toward Ideal On-Chip Communication Using Express Virtual Channels

Princeton Univ., Princeton
IEEE Micro (Impact Factor: 2.39). 02/2008; DOI: 10.1109/MM.2008.18
Source: DBLP

ABSTRACT Current on-chip networks use a packet-switched design with a complex router at every hop, which imposes significant communication energy, delay, and throughput overhead. we propose reducing energy and delay, and increasing throughput, using express virtual channels. packets traveling along these virtual express lanes, which connect distant nodes in the network, bypass intermediate routers, significantly reducing router overhead.

  • [Show abstract] [Hide abstract]
    ABSTRACT: The Network-on-Chip (NoC) paradigm has emerged as a scalable interconnection infrastructure for modern multicore chips. However, with growing levels of integration, the traditional NoCs suffer from high latency and energy dissipation in on-chip data transfer due to conventional multihop metal/dielectric-based interconnects. Three-dimensional integration, on-chip photonics, RF, and wireless links have been proposed as radical low-power and low-latency alternatives to the conventional planar wire-based designs. Wireless NoCs with Carbon NanoTube (CNT) antennas are shown to outperform traditional wire-based NoCs significantly in achievable data rate and energy dissipation. However, such emerging and transformative technologies will be prone to high levels of failures due to various issues related to manufacturing challenges and integration. On the other hand, several naturally occurring complex networks such as colonies of microbes and the World Wide Web are known to be inherently robust against high rates of failures and harsh environments. This article advocates adoption of such complex network-based architectures to minimize the effect of wireless link failures on the performance of the NoC. Through cycle-accurate simulations it is shown that the wireless NoC architectures inspired by natural complex networks perform better than their conventional wired counterparts even in the presence of high degrees of link failures. We demonstrate the robustness of the proposed wireless NoC architecture by incorporating both uniform and application-specific traffic patterns.
    ACM Journal on Emerging Technologies in Computing Systems (JETC). 09/2013; 9(3).
  • [Show abstract] [Hide abstract]
    ABSTRACT: We consider a way to build distributed full switches of an arbitrary size, consisting of small fixed-size switches and channel splitters. The distributed switch preserves the nonblocking and self-routing properties of a full switch and forms an ideal system area network.
    Automation and Remote Control 04/2013; 74(4). · 0.19 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper considers a certain method of constructing 1-extended block designs; they generalize the concept of symmetrical block designs studied in combinatorial calculus. The definition of 1-extended block designs is provided and an algorithm of their construction is suggested. Finally, we analyze their application for building distributed full switches as "ideal" system area networks in multiprocessor computer systems.
    Automation and Remote Control 12/2013; 74(12):2180-2188. · 0.19 Impact Factor


Available from