Power supply rejection ratio in operational transconductance amplifiers

Dept. of Electr. Eng., Katholieke Univ. Leuven, Heverlee
IEEE Transactions on Circuits and Systems 10/1990; DOI: 10.1109/31.57596
Source: IEEE Xplore

ABSTRACT The power supply rejection ratio (PSRR) of operational amplifiers
is analyzed. An analyzing technique based on cuts in subcircuits is
presented. The technique allows hand calculation of the PSRR of any
circuit. It is shown that the PSRR of the single-stage operational
amplifier (OTA) is one order of magnitude better than the commonly used
Miller OTA. The analyses are compared with hand calculations and SPICE
level-2 simulations on a realized improved Miller OTA structure

  • [Show abstract] [Hide abstract]
    ABSTRACT: A transient-enhanced output-capacitorless CMOS low-dropout voltage regulator (LDO) with high power supply rejection (PSR) is introduced for system-on-chip applications. In order to reduce external pin count and device area and be amenable to full integration, the large external capacitor used in the classical LDO design is eliminated and replaced with a much smaller 5.7 pF on-chip capacitor. High-gain folded-cascode stage, wideband common source stage, voltage subtractor stage and transient-enhanced circuit are designed altogether to realise circuit compensation and achieve good frequency and transient performances. A current-sensing and transient-enhanced circuit is utilised to reduce transient voltage dips effectively and efficiently drive different kinds of load capacitances. The active chip area of the proposed regulator is only 200 × 280 µm2. The simulation results under mixed-signal 0.18 µm 1P6M process show that this novel LDO's output voltage can recover within 1.7 µs (rising) and 2.41 µs (falling) under full load-current changes. The input voltage is ranged from 2 to 5 V for a load current 50 mA and an output voltage of 1.8 V. This novel LDO has wide unity-gain frequency stability and is stable for estimated equivalent parasitic capacitive loads from 0 to 100 pF. Moreover, it can achieve a PSR of −78.5 and −73 dB at 1 and 10 kHz, respectively.
    International Journal of Electronics. 10/2011; 98(10):1319-1332.
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this brief, we presented a bulk-gate controlled circuit for improving a power supply rejection ratio (PSRR) of a low-dropout voltage regulator (LDO), which deteriorated due to lowering of a power consumption. A test chip was fabricated using a 0.18-??m complimentary metal-oxide-semiconductor process, and experimental results demonstrated that the proposed circuit provides the PSRR that improved to 77 dB at 10 Hz and 64.3 dB at 1 kHz, while the consumption current of the whole LDO with all component circuits was 8.5 ??A without a load and 35 ??A with a full load.
    Circuits and Systems II: Express Briefs, IEEE Transactions on 05/2010; · 1.33 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A voltage reference is introduced in 0.5μm BiCMOS technology in this paper. With curvature compensation, a low offset operational amplifier and a temperature-compensated preregulator, the temperature coefficient of the reference has achieved 5.8ppm/°C from −55°C to 125°C. The preregulator also reduces the power supply dependence of the reference. The reference's PSRR at DC is 92dB.


Available from