HiperLAN 5.4-GHz low-power CMOS synchronous oscillator

IXL, Bordeaux I Univ.
IEEE Transactions on Microwave Theory and Techniques (Impact Factor: 2.23). 10/2001; DOI: 10.1109/22.942562
Source: IEEE Xplore

ABSTRACT A 5.4-GHz 0.25-μm very-large-scale-integration CMOS synchronous
oscillator (SO) is proposed in this paper, which is designed to act as a
local oscillator for HiperLAN systems. The advantage of using such an
oscillator in a double-loop frequency synthesizer is demonstrated. The
design strategy leading to an optimized SO with regards to its
synchronization range is described. A test chip is presented, which
provides a 150-MHz synchronization range and a -97-dBc/Hz phase noise at
10-kHz offset from the 5-GHz carrier, while consuming only 5 mA from a
2.5-V supply

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper introduces a pulse injection-locked oscillator (PILO) that provides low jitter clock multiplication of a clean input reference clock. A mostly-digital feedback circuit provides continuous tuning of the oscillator such that its natural frequency is locked to the injected frequency. The proposed system is demonstrated with a prototype consisting of a custom 0.13 mum integrated circuit with active area of 0.4 mm<sup>2</sup> and core power of 28.6 mW, along with an FPGA, a discrete DAC and a simple RC filter. Using a low jitter 50 MHz reference input, the PILO prototype generates a 3.2 GHz output with integrated phase noise, reference spur, and estimated deterministic jitter of 130 fs (rms), -63.9 dBc, and 200 fs (peak-to-peak), respectively.
    IEEE Journal of Solid-State Circuits 06/2009; · 3.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper proposes an injection locked four stage differential ring voltage controlled oscillator (VCO), in which in-phase and quadrature phase of the reference signal is injected after the first stage, for both frequency multiplication and division. The free running frequency of 4-stage differential VCO is 485MHz. Frequency Multiplication is carried out by injecting a reference frequency of 1.25GHz the corresponding output frequency observed is 1.25GHz. Frequency division is carried out by injecting a reference frequency of 242MHz and a corresponding output frequency of 250MHz is observed.
    Information & Communication Technologies (ICT), 2013 IEEE Conference on; 01/2013
  • [Show abstract] [Hide abstract]
    ABSTRACT: A divide-by-2 injection-locked frequency divider (ILFD) has been designed in a 0.35 μm CMOS process. The ILFD circuit is realized with a differential CMOS LC-tank oscillator with an injection MOS. Simulation results show that at the supply voltage of 2.5 V and by tuning Vtune from 0 to 2.5 V, the tuning range of the free-running ILFD is from 1.84 to 2.89 GHz. At the injection signal power of 0 dBm, the locking range of the proposed ILFD is about 2.49 GHz from the incident frequency 3.53 to 6.02 GHz. The ILFD dissipate 3.43 mW. At the tuning voltage of 1.6 V the simulated phase noise of the free running ILFD is -125.6 dBc/Hz at 1.066 MHz offset frequency at 2.65 GHz and the phase noise of the locked output is -132.7 dBc/Hz while the phase noise of the injected signal is -126.7 dBc/Hz.