Article

Scaling effects on gate leakage current

Adv. LSI Technol. Lab., Toshiba Corp., Yokohama, Japan
IEEE Transactions on Electron Devices (Impact Factor: 2.36). 09/2003; 50(8):1779 - 1784. DOI: 10.1109/TED.2003.815140
Source: IEEE Xplore

ABSTRACT Scaling effects on direct tunneling gate leakage current are analyzed by utilizing new models implemented to perform self-consistent calculation between the direct tunneling, the band-gap narrowing (BGN) and the incomplete impurity ionization. This calculation is indispensable for reproducing the measured gate current-gate voltage characteristics in the device simulation. As a result, it is concluded that the scaling of the gate width cannot suppress the gate leak, even if the specification of the threshold voltage is relaxed in order to shrink the gate width. It is also found that the scaling of the gate length cannot suppress the gate leak unless the vertical field is strong.

Download full-text

Full-text

Available from: Hiroshi Watanabe, Sep 17, 2013
0 Followers
 · 
926 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Although the tunnel mass is indispensable to predict the gate leakage current of electron devices, it has been regarded as an adjustable parameter to fit the calculated leakage current with the measured ones. This appears useful because it enables calculation of the tunnel current while ignoring some details in advanced device modeling, even though it has veiled the intuitive nature of the modeling. More concretely, the adjustable tunnel mass pushes us to ignore the related issues that should carefully be considered. In this paper, we extract the tunnel masses for electrons and holes from an individual experiment and find that they are 0.85 m <sub>0</sub>, where m <sub>0</sub> is the rest electron mass, irrespective of the molecular compound ratio between Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> and the film thickness. This suggests a convincing model for charge trapping in [(SiO<sub>2</sub>)<sub>1-x</sub>(Si<sub>3</sub>N<sub>4</sub>)<sub>x</sub>]<sub>1-y</sub>Si<sub>y</sub> including interfacial transition layers. It is also found that the leakage mechanism is the direct tunneling enhanced by the trapped positive charge.
    IEEE Transactions on Electron Devices 06/2010; DOI:10.1109/TED.2010.2044676 · 2.36 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Gate dielectric leakage current becomes a serious concern as the gate oxide thickness of metal–oxide–semiconductor field-effect-transistors is less than 3nm. This thin oxide can conduct significant leakage current by various tunneling mechanisms and degrade circuit performance. A mathematical method of modeling the gate leakage current IG is presented in this work. Both the shallow trench isolation effect and the source–drain extension effect on IG are included. With suitably chosen transistor dimensions, the parameter extraction can be performed using the devices’ mask drawn size, and the troublesome effective device length and width are not necessary in this model. The extracted parameters and their temperature dependence were used to predict IG of devices with other different dimensions.
    Solid-State Electronics 02/2008; 52(2):215-220. DOI:10.1016/j.sse.2007.09.007 · 1.51 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A nanometer-scale variation of grain boundary locations in gate polysilicon is investigated in detail based on the assumption that the arrangement of grain boundaries obeys Poisson distribution. The statistics of grain boundaries described here reveals a relation between nanoscopic location and the arrangement of grain boundaries, which implies fluctuation in transistor characteristics of 45-nm and beyond MOSFETs
    IEEE Transactions on Electron Devices 02/2007; DOI:10.1109/TED.2006.887212 · 2.36 Impact Factor