Full silicidation process for making CoSi2 on SiO2

Applied Physics Letters (Impact Factor: 3.52). 01/2004; DOI: 10.1063/1.1728299
Source: OAI

ABSTRACT This version is available at the following Publisher URL:

  • [Show abstract] [Hide abstract]
    ABSTRACT: The fully silicided (FUSI)-nickel monosilicide (NiSi) metal gate electrode on the HfSiON gate dielectric has been investigated for low-power metal-oxide-semiconductor field effect transistors (MOSFETs). We found that the FUSI-NiSi electrode on the HfSiON dielectric has a work function of 4.55 eV, which improved the threshold voltage shift of PMOSFETs by 0.15 V compared with that of the poly-Si/HfSiON MOSFETs. At the same time, full silicidation eliminated the gate depletion and thereby we achieved the capacitance equivalent thickness at inversion of 2.1 nm and a five-order-of-magnitude reduction in the gate leakage current compared with the poly-Si/SiO2 devices. Moreover, we obtained an excellent carrier mobility for the FUSI-NiSi/HfSiON transistors (PMOS: 100%, NMOS: 90% compared with the poly-Si/SiO2 reference transistors). These results show that the FUSI-NiSi/HfSiON gate stack is a promising candidate for next-generation low-power MOSFETs.
    Japanese Journal of Applied Physics 01/2005; 44:2205-2209. · 1.07 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: We investigated the dependence of the effective work function (Phieff) on interfacial Hf density ([Hf]) for fully silicided (FUSI) NiSi/Hf-capped SiON and FUSI-NiSi/Si-capped HfSiON stacks to study the mechanism that suppresses the threshold voltage (Vth) change induced by impurity segregation on Hf-based gate dielectrics. We discuss possible mechanisms for the suppressed Vth change: i) Fermi-level pinning, ii) increased dielectric constant (\varepsiloninter) at the electrode/dielectric interface, and iii) suppressed formation of the interfacial dipole causing the Vth change. We found that the Vth change was suppressed with increasing [Hf] in the low-[Hf] region (0.1-0.5 monolayers), where \varepsiloninter is similar to that of SiON. We also found that an increase in equivalent oxide thickness (EOT) of about 0.1 nm was induced by impurity segregation. We attribute this EOT increase to substitution of the segregated impurity atoms for electrode atoms bonded to the dielectric, which causes the formation of an interfacial dipole. Our results indicate that Fermi-level pinning is a predominant factor in suppressing the Vth change in the low-[Hf] region. In the high-[Hf] region, the EOT of an impurity-doped NiSi electrode was almost the same as that of an undoped NiSi electrode. We consider that the suppressed Vth change in the high-[Hf] region is due to the diffusion of segregated impurity atoms into the HfSiON dielectric.
    Japanese Journal of Applied Physics 01/2007; 46:91-97. · 1.07 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: We have studied the phase formation of a CoSi2 layer by solid-state reaction of ternary Co/WxTa(1−x)/Si(1 0 0) systems. The effect of cosputtered WxTa(1−x) nanometric interlayers, with different values of x (0, 0.25, 0.5, 0.75 and 1), on the degree of texturing of a CoSi2 layer and disilicide formation of the refractory metals has been investigated. The annealed samples, in a temperature range of 400–1000 °C, were analysed by x-ray diffraction, sheet resistance measurement, scanning electron microscopy, and energy-dispersive x-ray techniques. Using W0.25Ta0.75 and W interlayers, the best (1 0 0) texture of the CoSi2 layer with a thermal stability in the range of 900–1000 °C was produced. In the Co/W/Si system, a considerable amount of WSi2 is formed as a cap layer, while a nearly negligible amount of refractory metal disilicide is formed in the Co/W0.25Ta0.75/Si system. Study of the growth kinetics shows that the activation energies of CoSi2 formation in these two systems are greater than those of other thermally stable systems. The mechanism of single-texture formation of a nanothickness CoSi2 layer has been explained on the basis of controlling Co–Si interdiffusion via the intermediate layers.
    Semiconductor Science and Technology 07/2006; 21(8):1181. · 1.92 Impact Factor