An 11-Band 3–10 GHz Receiver in SiGe BiCMOS for Multiband OFDM UWB Communication

Electr. & Comput. Eng. Dept., Texas A&M Univ., College Station, TX
IEEE Journal of Solid-State Circuits (Impact Factor: 3.06). 05/2007; DOI: 10.1109/JSSC.2007.892160
Source: IEEE Xplore

ABSTRACT This work presents a receiver implementation for MB-OFDM UWB communication that enables 11 bands of operation covering 78% of the spectrum licensed by the FCC. First, important system-level considerations are discussed with basis on the specifications from the MB-OFDM standard. Next, the different circuit techniques employed in the implementation of the receiver are described. For the LNA design, a wideband impedance match network that takes into account the package components is introduced. A notch filter embedded in the LNA and its tuning mechanism are proposed to attenuate the interference from devices operating in the U-NII band from 5.15 to 5.35GHz. Based on the results of a recent investigation on frequency planning for MB-OFDM radios, a compact 11-band fast-hopping synthesizer implementation is proposed for the receiver. The 264-MHz baseband section consists of a linear phase low pass filter and a programmable gain amplifier; it presents an in-band group delay variation of less than 0.6 ns and 42 dB of gain in steps of 2 dB. The IC is fabricated in a 0.25-mum SiGe BiCMOS process, placed in a QFN package and mounted on FR-4 substrate for its characterization. Measurement results show a receiver gain of 78-67 dB and NF of 5-10 dB across the 11 bands from 3-10 GHz, while consuming 114 mA from a 2.5-V supply

  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents the design of a 14 bands CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system. Based on a single phase-locked loop and two-stage frequency mixing architecture, it alleviates harmonics mixing and frequency pulling to diminish spurs generation. Also, only divide-by-2 dividers are needed in the feedback path of the PLL. Thus more precise I/Q sub-harmonics can be derived for the SSB mixer in the 14 bands carrier generation. The image spurs are suppressed below ${-}$ 45 dBc and improved by more than 22 dB incorporating with I/Q calibration. Implemented in a 0.18-$\mu$ m CMOS technology, this chip drains 65 mA from a single 1.8 V supply. The chip size is 2.5 by 2.2 mm$^{2}$ providing 14 bands I/Q phases.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 05/2012; 20(5):948-958. · 1.22 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A fully integrated 0.18-μm CMOS receiver front-end for UWB system is implemented. This receiver enables 11 bands of operation covering 3.1 to 10.6-GHz with embedding a tunable notch filter to eliminate interferer at 5-GHz wireless local area network (WLAN). The LNA employs a common-gate topology of 1st stage with dual-resonant loads, a cascode amplifier of 2nd stage for mid-band resonance and tunable notch filter. The down-conversion mixer adopts single-balanced architecture with LO cancellation. The LPF is implemented based on active RC topology, also implements a 4-stage programmable gain amplifier. The receiver dissipates 49.3 mA from 1.8 V power supply. The average conversion gain of receiver IC is 73.5 dB and system noise figure is 8.4 dB. Input P1dB increase from -36.8 dBm at 4-GHz to -30.5 dBm at 10.3-GHz. It occupies an area of 0.98 mm × 3.3 mm including the bondpads.
    IEEE MTT-S International Microwave Symposium digest. IEEE MTT-S International Microwave Symposium 01/2010;
  • [Show abstract] [Hide abstract]
    ABSTRACT: Hardware development of a wideband integrate and dump circuit for a new type of Ultra-wideband (UWB) receiver architecture, called a transform domain receiver, is described. For this receiver architecture to be realized, a wide bandwidth integrate amplify and dump (IAD) circuit element is introduced. The IAD interfaces to one of several mixers in a transform domain receiver and uses four timeperiods: integration, amplification, conversion, and dump to provide signal projection onto a basis function (the filtering operation) with 80 dB of resolution while allowing a low-to-medium dynamic range A/D to perform conversion of basis coefficients. The IAD block design in the IBM8RF process is described as well as configuration and evaluation procedures for the constructed IAD device.
    Aerospace & Electronics Conference (NAECON), Proceedings of the IEEE 2009 National; 01/2009

Full-text (2 Sources)

Available from
May 22, 2014