Low voltage dual mode logic: Model analysis and parameter extraction

Microelectronics Journal (Impact Factor: 0.84). 06/2013; 44(6):553–560. DOI: 10.1016/j.mejo.2013.03.005


The Dual Model Logic (DML) family, which was recently introduced by our group for sub-threshold operation, provides an alternative design methodology to the existing low power digital design techniques. DML gates allow switching between static and dynamic modes of operation on-the-fly according to system requirements, presenting better tradeoff between Energy consumption and performance. In static mode, low voltage DML gates achieve very low Energy consumption with moderate performance, while in dynamic mode they achieve high performance, albeit with higher Energy consumption. In this paper we analyze DML gates operation in the sub- and near-threshold regions by employing a recently proposed transregional model for low supply voltages. The sizing methodology of low voltage DML is discussed and classical Logical Effort parameters are calculated for the 40 nm DML basic gates. The design example of a DML full adder, implemented in a 40 nm low power standard CMOS technology, is shown to compare the proposed method with its CMOS and Domino counterparts. Monte Carlo simulations are shown to demonstrate the DML immunity to process variations.

97 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: The recently proposed dual mode logic (DML) gates family enables a very high level of energy-delay optimization flexibility at the gate level. In this paper, this flexibility is utilized to improve energy efficiency and performance of combinatorial circuits by manipulating their critical and noncritical paths. An approach that locates the design's critical paths and operates these paths in the boosted performance mode is proposed. The noncritical paths are operated in the low energy DML mode, which does not affect the performance of the design, but allows significant energy consumption reduction. The proposed approach is analyzed on a 128 bit carry skip adder. Simulations, carried out in a standard 40 nm digital CMOS process with , show that the proposed approach allows performance improvement of X2 along with reduction of energy consumption of X2.5, as compared with a standard CMOS implementation. At , improvements of 1.3X and 1.5X in performance and energy are achieved, respectively.
    01/2013; 1:258-265. DOI:10.1109/ACCESS.2013.2262015
  • [Show abstract] [Hide abstract]
    ABSTRACT: A novel Dual Mode Square (DM2) adder is proposed. The DM2 adder achieves low energy, high performance and small area by combining two independent techniques recently proposed by the authors: dual-mode logic (DML) and dual-mode addition (DMADD). DML is a special gate topology that allows on-the-fly adaptation of the gates to real time system requirements, and also shows a wide energy-performance tradeoff. DMADD is probability based circuit architecture with a wide energy-performance tradeoff; however its utilization in a pipelined processor requires multi-cycle operation in some cases. We show how DML circuits avoid this requirement, and thus make it possible to transparently plug-in the DM2 adder and derive full benefits from the DMADD. Previous work showed that the DMADD can lead to energy savings of up to 50% at the same clock cycle, compared to conventional CMOS solutions. Simulation results in a 40 nm standard process shows that the proposed DM2 approach achieves additional energy savings of 27% to 36% for 64-bit and 32-bit adders, respectively, compared to DMADD.
    Circuits and Systems I: Regular Papers, IEEE Transactions on 11/2014; 61(11):3175-3183. DOI:10.1109/TCSI.2014.2334793 · 2.40 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Newly, a novel Dual Mode Logic (DML) family is utilized in the proposed technology. This logic performs operation in two modes, namely static and dynamic modes. DML gates can be swapped between the modes on-the-fly, which has very low power dissipation inthe static mode and high performance in the dynamic mode. A typical DML gate is very simple and has static logic family gate and an extra clocked transistor. The logical effort (LE) method is applied in the CMOS-based DML family. This method allows path length reduction, delay optimization and estimation of DML logic. In the existing system, the output attained from the multiplier and D-flip flop has less accuracy and high delay. In the proposed work, DML is designed based on CMOS to improve the accuracy. DML is established in multiplier and D-flip flop, which efficiently decreases the delay and energy dissipation. The LE is computed for both DML based multiplier and DML D-flip flops of the registers. The proposed framework provides better accuracy and has less delay and power dissipation when compared to the multiplier and D-flip flop without DML logic.
    01/2015; 10(1). DOI:10.15866/irecos.v10i1.5260
Show more