Breakdown walkout in planar p-n junctions

Department of Electrical Engineering, Stanford University, Stanford, CA 94305, U.S.A.
Solid-State Electronics (Impact Factor: 1.51). 06/1978; 21(6):813-819. DOI: 10.1016/0038-1101(78)90305-2

ABSTRACT Junction breakdown walkout in p-n junctions has been investigated in this paper. It has been shown that walkout is closely related to the avalanching in the junction. During the time the junction is subjected to the reverse breakdown, because of avalanching, hot electrons are generated in the depletion region. Some of the hot electrons have enough energy to cross the oxide-silicon barrier and to go into the conduction band of the oxide. The electrons are trapped in the traps and charge the oxide negatively, resulting in reduction of electric field intensity in the surface depletion region of the p-n junction. This results in an increase of the breakdown voltage. A theory has been developed to explain hot electron injection and trapping in the oxide and its effect on the breakdown voltage. A comparison of results predicted by theory, with the experiments has also been carried out.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Presented are a structural analysis and experimental characteristics of high voltage bipolar transistors having shallow junctions formed in a dielectrically-isolated island. Structural analysis was carried out by means of computer-aided calculations for a bipolar transistor equipped with a field-plate of non-uniform oxide thickness, providing new insight into the nature of the junction-curvature-limited breakdown voltage. A 350 V bipolar transistor, as a result, with a shallow junction has been developed. Experimental high-voltage bipolar transistors exhibit characteristics suitable for use in a subscriber line interface circuit.
    Japanese Journal of Applied Physics 04/1984; 23:415-419. DOI:10.1143/JJAP.23.415 · 1.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: The design issues associated with termination structures for low-voltage (200 V class), vertical, integrated power devices are described and contrasted with common design guidelines for high-voltage devices. A comparison of single field phase, two-level field plate, field ring, and field plate/field ring methods is presented. Performance criteria are breakdown voltage, manufacturability, oxide charge sensitivity, and area consumption. The combination field plate/field ring method is superior to the other methods unless extremely low area consumption is required. Extensive device simulations as well as experimental data confirm these conclusions.
    Solid-State Electronics 09/1994; 37(9):1611-1617. DOI:10.1016/0038-1101(94)90043-4 · 1.51 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Improvement on the current-voltage characteristics of polycrystalline silicon contacted n+-p junctions after they were applied a high-field scanned stressing is reported. For the stressed diodes, the leakage current decreased as much as two orders, the breakdown voltage shifted from −45 to −60 V, and the forward ideality factor also decreased. Scanning electron microscopy photographs on the cross-sectional view of the junctions revealed that local melting might have occurred during stressing to cause the improvement.
    Applied Physics Letters 03/1990; 56(11). DOI:10.1063/1.102606 · 3.52 Impact Factor