Breakdown walkout in planar p-n junctions

Department of Electrical Engineering, Stanford University, Stanford, CA 94305, U.S.A.
Solid-State Electronics (Impact Factor: 1.5). 06/1978; 21(6):813-819. DOI: 10.1016/0038-1101(78)90305-2


Junction breakdown walkout in p-n junctions has been investigated in this paper. It has been shown that walkout is closely related to the avalanching in the junction. During the time the junction is subjected to the reverse breakdown, because of avalanching, hot electrons are generated in the depletion region. Some of the hot electrons have enough energy to cross the oxide-silicon barrier and to go into the conduction band of the oxide. The electrons are trapped in the traps and charge the oxide negatively, resulting in reduction of electric field intensity in the surface depletion region of the p-n junction. This results in an increase of the breakdown voltage. A theory has been developed to explain hot electron injection and trapping in the oxide and its effect on the breakdown voltage. A comparison of results predicted by theory, with the experiments has also been carried out.

44 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: Gate controlled diodes, MOS transistors with grounded gate, source and substrate and gate controlled pnn + structures are compared when used as a protective input device on p-channel MOS integrated circuits. For this purpose two pulse techniques are developed which allow an accurate determination of the dynamic resistance by minimizing the walk-out of the breakdown voltage during the measurement. While the breakdown voltage does not differ much for the different types of devices, the dynamic resistance however is found to be considerably lower for the MOS transistor than for both other devices. For these low values the series resistance of the drain and source diffusion is shown to constitute already an important contribution. The lower dynamic resistance of MOST's can be ascribed to parasitic bipolar transistor operation during breakdown. The identification of this mechanism leads to a simple model for the MOS transistor in breakdown which has been experimentally verified and confirmed. Guidelines for the definition of the source diffusion for an optimal protective functioning can be obtained from this model.
    Solid-State Electronics 06/1981; 24(6):523-531. DOI:10.1016/0038-1101(81)90071-X · 1.50 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A two-dimensional computer simulation of a high-voltage p-i-n diode for a microstrip phase shift network mounted in parallel with a microstrip line has been carried out. The electric field distribution in four different device Structures has been analyzed. It is shown that the microstrip line which forms a metal overhang on top of the device can reduce its breakdown voltage due to enhanced total and normal field components at the silicon-dielectric interface. Also, this could lead to avalanche injection of hot carriers into the dielectric which could impair the long-term performance of the device. A structure which should prove less prone to these adverse effects is reported.
    IEEE Transactions on Electron Devices 06/1981; 28(5-28):534 - 540. DOI:10.1109/T-ED.1981.20378 · 2.47 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: By using basic elements of planar technology, a process and design for manufacturing 2-inch diameter rectifiers with up to 8.0 kV blocking voltage capability is presented. The diode structure used has a field plate overlay, a metallic equipotential ring (EQR), and a layer of resistive polycrystalline silicon film over the oxide and between the field plate and EQR electrodes. The results of this work offer new methods for fabricating power devices with higher blocking voltages than the traditional etched mesa devices.
    IEEE Electron Device Letters 10/1981; 2(9-2):219 - 221. DOI:10.1109/EDL.1981.25410 · 2.75 Impact Factor
Show more