Article

A novel charge pump drive circuit for power MOSFETs

Journal of Semiconductors 04/2010; 31(4):045009. DOI: 10.1088/1674-4926/31/4/045009

ABSTRACT Novel improved power metal oxide semiconductor field effect transistor (MOSFET) drive circuits are introduced. An anti-deadlock block is used in the P-channel power MOSFET drive circuit to avoid deadlocks and improve the transient response. An additional charging path is added to the N-channel power MOSFET drive circuit to enhance its drive capability and improve the transient response. The entire circuit is designed in a 0.6 μm BCD process and simulated with Cadence Spectre. Compared with traditional power MOSFET drive circuits, the simulation results show that improved P-channel power MOSFET drive circuit makes the rise time reduced from 60 to 14 ns, the fall time reduced from 240 to 30 ns, and its power dissipation reduced from 2 to 1 mW, while the improved N-channel power MOSFET drive circuit makes the rise time reduced from 360 to 27 ns and its power dissipation reduced from 1.1 to 0.8 mW.

1 Bookmark
 · 
250 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Active Cycle regulation, a novel dual-loop regulation technique for charge pumps closes the gap between conventional “linear” and “skip” modes. It produces about the ripple of a “linear” controlled charge pump which is one order of magnitude less than the ripple of a “skip” mode converter. At the same time, it consumes just the quiescent current of a “skip” controlled charge pump, which is a few orders of magnitude less than that of a “linear” one. Thus it combines the best of the two worlds the authors have seen so far
    Power Electronics Specialists Conference, 2000. PESC 00. 2000 IEEE 31st Annual; 02/2000
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: It has been shown that charge pumps (CPs) dominate single-event transient (SET) responses of phase-locked loops (PLLs). Using a pulse to represent a single event hit on CPs, the SET analysis model is established and the characteristics of SET generation and propagation in PLLs are revealed. An analysis of single event transients in PLLs demonstrates that the settling time of the voltage-controlled oscillators (VCOs) control voltage after a single event strike is strongly dependent on the peak control voltage deviation, the SET pulse width, and the settling time constant. And the peak control voltage disturbance decreases with the SET strength or the filter resistance. Furthermore, the analysis in the proposed PLL model is confirmed by simulation results using MATLAB and HSPICE, respectively.
    Journal of Semiconductors 04/2009; 30(5):055006.
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, resonant gate driver techniques for power MOSFETs are reviewed at first. To solve the exiting problems of the drive circuits previously proposed, new dual channel current-source gate drivers are presented here. The new drive circuits can achieve quick turn-on and turn-off transition time to reduce the switching loss of power MOSFETs significantly by constant gate drive currents due to the parasitic inductance, especially the common source inductance. A 12 V synchronous buck VR prototype at 1 MHz switching frequency was built to demonstrate the advantages of the new drive circuits. A significant efficiency improvement over the conventional gate voltage driver is achieved.
    Industrial Electronics and Applications, 2008. ICIEA 2008. 3rd IEEE Conference on; 07/2008

Full-text

View
10 Downloads
Available from