genVHDL: Automatic HDL code generation from high-level XML based hardware specifications

ABSTRACT In software and hardware design projects teams need to collaborate with each other by sharing their design data. When the teams are geographically apart, as is the case in new global economy, the need to share data on a daily basis becomes the norm. This paper proposes a novel scheme and implements a tool that allows sharing of hardware design data using XML based hardware specifications. This can be used as a basis for a framework for model driven architecture (MDA). Data in XML can be expressed in different forms, e.g. schematic, HDL and state machines etc, to be used by different teams. XML has more advantages than traditional documentation systems. It has standard tools support, ease of storage and retrieval, flexibility and compactness. To minimize communication traffic on internet we are using high level hardware design in XML to make it as compact as possible, without loosing much information. According to the survey this is apparently the first such effort for using XML for this purpose and implementation of this tool. A tool "genVHDL" has been designed and developed in C++ to generate VHDL code from high level XML based hardware specifications. This can be used as runtime or compile time code generation tool. The code generated has been successfully synthesized for digital circuits. A basic digital logic components library has also been implemented. This is to show that XML has the potential of becoming a vehicle for documenting high level hardware specifications. Using XML it will be easier to store, retrieve, manipulate and provide shared access to data. Currently the tool only supports VHDL code generation but it can be extended to add support for other HDL and other forms. It can easily be integrated into other tools or applications, unlike other scripting languages which need a script engine.

Download full-text


Available from: Shahid Alam, Sep 27, 2015
118 Reads
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper introduces PD-XML, a meta-language for describing instruction processors in general and with an emphasis on embedded processors, with the specific aim of enabling their rapid prototyping, evaluation and eventual design and implementation. PD-XML is not specific to any one architecture, compiler or simulation environment and hence provides greater flexibility than related machine description methodologies. We demonstrate how PD-XML can be interfaced to existing description methodologies and tool-flows. In particular we show how PD-XML specifications can be translated into appropriate machine descriptions for the parametric HPL-PD VLIW processor, and for the Flexible Instruction Processor (FIP) approach targeting reconfigurable implementations.
    Field-Programmable Technology, 2002. (FPT). Proceedings. 2002 IEEE International Conference on; 01/2003
  • [Show abstract] [Hide abstract]
    ABSTRACT: The paper presents a newly developed XML intermediate for fully elaborated VHDL-AMS designs. The intermediate contains both complete static-semantic information inherent to VHDL-AMS and dynamic, simulation-related information, such as the current values of signal drivers or the dynamic equation sets. Therefore the intermediate can be used for the development of VHDL-AMS related applications. The presented XML intermediate was successfully used for HTML export of design structures
    VHDL International Users Forum Fall Workshop, 2000. Proceedings; 02/2000
  • [Show abstract] [Hide abstract]
    ABSTRACT: A novel, mixed-signal behavioral modeling environment for the creation, testing and validation of hardware description language based models is presented. The environment presently supports the generation of multiple hardware description languages including VHDL-AMS, MAST and Verilog-A. The software architecture and feature set of the environment is described. The utility of Paragon is illustrated through examples.
    Communications, Circuits and Systems and West Sino Expositions, IEEE 2002 International Conference on; 01/2002