A bandwidth adjustable integrated optical receiver with an on-chip silicon avalanche photodetector

Department of Electrical and Electronic Engineering, Yonsei University 134 Shinchon-dong, 120–749, Seoul, Korea
IEICE Electronics Express (Impact Factor: 0.32). 04/2010; 838(46):404-409. DOI: 10.1587/elex.8.404


A bandwidth adjustable integrated optical receiver hav-ing an on-chip silicon avalanche photodetector is realized with stan-dard 0.25-µm silicon-germanium bipolar complementary metal-oxide-semiconductor technology for optical interconnect applications. With the controllable capacitive degeneration technique, the optical receiver bandwidth can be adjusted for the best bit error rate performance.

Download full-text


Available from: Jin-Sung Youn,
  • [Show abstract] [Hide abstract]
    ABSTRACT: We present a monolithically integrated optical receiver fabricated with standard silicon processing technology for fiber-wireless IEEE 802.11 wireless local area network (WLAN) applications. The receiver contains a silicon avalanche photodetector and a transimpedance amplifier and has up to 5.6-GHz photodetection bandwidth. Using this integrated optical receiver, transmission of 54-Mb/s WLAN signals at 2.4-GHz and 5-GHz bands is successfully achieved with 2.6-% and 3.0-% error vector magnitude, respectively.
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this letter, a tunable optical receiver is demonstrated in standard 65-nm complementary metal-oxide-semiconductor technology for universal optical interconnects. With supply voltage scaling, a 3-dB bandwidth, a power efficiency, and a noise performance can be optimized according to the target bitrate. The optical receiver including a shunt-feedback transimpedance amplifier and a limiting amplifier has been designed to have the optimum performance in bitrate ranges from 1 Gbps to 13 Gbps while remaining the transimpedance gain and power efficiency. The prototype chip exhibits −24.2 dBm to −16.8 dBm of optical sensitivity for 10−12 bit error rate and its power efficiency is less than 5 pJ/bit for all operating frequency range.
    IEICE Electronics Express 08/2014; 11(18):20140733-20140733. DOI:10.1587/elex.11.20140733 · 0.32 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a modified regulated cascode (RGC) transimpedance amplifier (TIA) with a novel pre-equalized technique. The pre-equalized circuit employed the broadband series inductive π-network and G m-boosting technique. The introduction of this technique compensates the transferred signal at the input port of the TIA without an increase in power dissipation. Furthermore, a novel miller capacitance degeneration method is designed in the gain stage for further bandwidth improvement. The TIA is realized in UMC 0.18 πm CMOS technology and tested with an on-chip 0.3 pF capacitor to emulate a photodetector (PD). The measured transimpedance gain amounts to 57 dBΩ with a −3 dB bandwidth of about 8.2 GHz and consumes only 22 mW power from a single 1.8 V supply.
    Journal of Financial Regulation and Compliance 07/2015; 36(7). DOI:10.1088/1674-4926/36/7/075002