Article

Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs

Analog Integrated Circuits and Signal Processing (Impact Factor: 0.55). 01/2011; 68(1):101-109. DOI: 10.1007/s10470-010-9587-0

ABSTRACT We present a compact and error tolerant implementation of reconfigurable threshold logic gates (TLG) based on nanoscale DG-MOSFET
transistors. The use of independently driven double-gate (IDDG) MOSFETs to build a TLG leads not only to fine-grain reconfigurability
by way of voltage-adjustable threshold level (T), but also allows one to vary input weights (w

i
) or reduce number of inputs (x

i
), depending on the design preferences. Operation of the proposed TLG circuits is verified using UFDG SPICE model, and design
trade-offs in terms of size, functionality and performance are also indicated. We show that IDDG MOSFETs lead to more efficient
and compact TLG circuits that have better design latitude and noise immunity than the conventional counterparts, while also
improving the overall reconfigurability. When the back-gate dynamic threshold adjustment afforded by the ultra-thin (<10nm)
DG-MOSFETs on SOI substrates is properly understood and utilized, similar to the floating-gate logic architectures, it can
be effectively harnessed to create reconfigurability beyond T and can simplify TLG circuit design.

KeywordsDG-MOSFETs–Nanocircuits–Reconfigurable logic–Threshold logic gates

0 Bookmarks
 · 
113 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: We introduce a new reconfigurable logic element. Its operations are based on threshold logic and it can store its own configuration data. The element is composed of threshold gates which are implemented in a two-level feed-forward neuron MOS circuit. We present a effective method of switching and storing the values of two variable thresholds in a neuron MOS transistor so as to reconfigure the element without requiring any additional memory circuit or device. Circuit simulation results are provided to verify the correct operations of the reconfigurable element in the following four function modes: symmetric function modes with/without configuration data storage, and multiplexer function modes with/without control data storage.
    Field-Programmable Logic and Applications, The Roadmap to Reconfigurable Computing, 10th International Workshop, FPL 2000, Villach, Austria, August 27-30, 2000, Proceedings; 01/2000
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Interconnect power is dynamic power dissipation due to switching of interconnection capacitances. This paper describes the characterization of interconnect power in a state-of-the-art high-performance microprocessor designed for power efficiency. The analysis showed that interconnect power is over 50% of the dynamic power. Over 90% of the interconnect power is consumed by only 10% of the interconnections. Relations of interconnect power to wire length distribution and hierarchy level of nets were examined. In light of the results, a router's algorithms were modified, to use larger wire spacing and minimal length routing for the high power consuming interconnects. The power-aware router algorithm was tested on synthesized blocks, demonstrating average saving of 14% in the dynamic power consumption without timing degradation or area increase. The results demonstrate the obtainable benefits of tuning physical design algorithms to save power.
    The Sixth International Workshop on System-Level Interconnect Prediction (SLIP 2004), Paris, France, February 14-15, 2004, Proceedings; 01/2004
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Substantial increase in gate and sub-threshold leakage of complementary metal-oxide-semiconductor (CMOS) devices is making it extremely challenging to achieve energy-efficient designs while continuing their scaling at the same pace as in the past few decades. Designers constantly sacrifice higher levels of performance to limit the ever-increasing leakage power consumption. One possible solution to tackle the leakage issue, which is proposed in this work, is to integrate nano-electro-mechanical switches (NEMS) with CMOS technology. Hybrid NEMS-CMOS technology takes advantage of both near-zero-leakage characteristics of NEMS devices along with high ON current of CMOS transistors. The feasibility of integration of NEMS switches into a CMOS process is illustrated by a practical process flow. Moreover, co-design of hybrid NEMS-CMOS as low-power dynamic OR gates, static random access memory (SRAM) cells and sleep transistors is explored. Simulation results indicate that such hybrid dynamic OR gates can achieve 60-80- lower switching power and almost zero-leakage power consumption with minor delay penalty. However, the hybrid OR gate outperforms its CMOS counterpart both in terms of delay and switching power consumption with increase in fan-in beyond 12. Additionally, it is shown that a hybrid NEMS-CMOS SRAM cell can achieve almost 8- lower standby leakage power consumption with only minor noise margin and latency cost. Finally, application of NEMS devices as sleep transistors results in up to three orders of magnitude lower OFF current with negligible performance degradation as compared to CMOS sleep switches.
    IET Computers & Digital Techniques 12/2009; · 0.28 Impact Factor