Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs

Analog Integrated Circuits and Signal Processing (Impact Factor: 0.47). 07/2011; 68(1):101-109. DOI: 10.1007/s10470-010-9587-0


We present a compact and error tolerant implementation of reconfigurable threshold logic gates (TLG) based on nanoscale DG-MOSFET
transistors. The use of independently driven double-gate (IDDG) MOSFETs to build a TLG leads not only to fine-grain reconfigurability
by way of voltage-adjustable threshold level (T), but also allows one to vary input weights (w

) or reduce number of inputs (x

), depending on the design preferences. Operation of the proposed TLG circuits is verified using UFDG SPICE model, and design
trade-offs in terms of size, functionality and performance are also indicated. We show that IDDG MOSFETs lead to more efficient
and compact TLG circuits that have better design latitude and noise immunity than the conventional counterparts, while also
improving the overall reconfigurability. When the back-gate dynamic threshold adjustment afforded by the ultra-thin (<10nm)
DG-MOSFETs on SOI substrates is properly understood and utilized, similar to the floating-gate logic architectures, it can
be effectively harnessed to create reconfigurability beyond T and can simplify TLG circuit design.

KeywordsDG-MOSFETs–Nanocircuits–Reconfigurable logic–Threshold logic gates

19 Reads