Chapter

Modeling of CSP, KPN and SR Systems with SystemC

DOI: 10.1007/1-4020-7991-5_9
Source: DBLP

ABSTRACT In this chapter we show the ability to specify with SystemC under the restrictions imposed by several model of computations,
namely CSP, KPN and SR. Specifying under these MoCs provides some important properties, specially determinism and more protection
against blocking, which are also important when implementation process is faced. In most cases, standard primitive SystemC
channels or a combined use of them is suitable for specifying under these MoC restrictions. Nevertheless we provide some new
specific and compatible channels providing important features, as dynamic checking of restrictions or atomic use. These channels
represent an extension of the standard SystemC library.

0 Bookmarks
 · 
54 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a heterogeneous specification methodology built on top of the standard SystemC kernel. The methodology enables abstract specification supporting heterogeneity, which in this context entails the ability to describe and connect parts of the system specification under different models of computation (MoCs). A main and distinguishing contribution of the methodology is that the support is provided while maintaining the standard kernel of SystemC unchanged, by means of a set of specification rules and a heterogeneous support library built on top of the SystemC standard library. This is possible thanks to an abstraction technique that can integrate any new MoC that can be abstracted over the underlying discrete-event simulation kernel. Primitives, guidelines and rules of the specification methodology, including those related to heterogeneous support, and the basis of the abstraction technique are described. Experimental results demonstrate the benefits of the methodology.
    Proceedings of the 43rd Design Automation Conference, DAC 2006, San Francisco, CA, USA, July 24-28, 2006; 01/2006
  • [Show abstract] [Hide abstract]
    ABSTRACT: The IP-Xact formalism (IEEE 1685 standard), was introduced to help assemble IP components from distinct sources into an integrated design. Components would be expressed in high-level HDLs such as SystemC, and so should be the full design after composition. Currently, while components exist at SystemC level, they generally do not provide any local IP-Xact structural interface representation. The present contribution studies the difficulties in creating such an IP-Xact interface declaration from SystemC, solves most of them, and provide SystemC modeling guidelines so that a richer set of informations can be recovered and reported into IP-Xact.
    Electronic System Level Synthesis Conference (ESLsyn), 2011; 07/2011
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A specification methodology for embedded system design should provide a capacity for heterogeneous specification. This would give the designer an effective tool to build a specification with different expressiveness needs, required by the multidisciplinary character of embedded systems, which, in turn, is due to their wide range of applications and an increasing integration capability. This specification methodology should be suitable for design tasks in order to improve design productivity. In this context, this paper deals with the general solution of the system-level heterogeneous specification in the framework of a specification methodology based on SystemC. This specification methodology is suitable for system-level modeling, but also for design procedures such as system-level profiling and single-source generation. Specifically, we study and propose a solution for a system-level SystemC specification which combines several untimed models of computations, (MoCs), namely CSP, PN and KPN. In order to situate clearly the heterogeneous specification methodology we will use a general study framework called Rugby metamodel.
    Forum on specification and Design Languages, FDL 2004, September 14-17, 2004, Lille, France, Proceedings; 01/2004