Conference Paper

A low power thyristor-based CMOS programmable delay element

Dept. of Electr. & Comput. Eng., Rochester Univ., NY, USA
DOI: 10.1109/ISCAS.2004.1328308 Conference: Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on, Volume: 1
Source: DBLP

ABSTRACT A delay element insensitive to power supply and temperature variations becomes important as circuits speeds increase. A delay element, based on a CMOS thyristor, is proposed in this paper. This thyristor uses current rather than voltage to control the delay, exhibiting a low power supply noise, sensitivity of 94.3% and a temperature variation sensitivity of 314 PPM/°C. A technique to cancel the charge sharing effect during switching is incorporated into the delay element to further enhance power supply insensitivity. The delay element is combined with a bandgap reference voltage generator to produce a digitally controlled variable delay line. Simulation results show that the proposed delay element has lower power supply and temperature sensitivity than a classical chain of inverters. The power consumed by the proposed delay element is lower than an inverter chain, and is much lower than a differential delay element.

Download full-text


Available from: E.G. Friedman, Sep 29, 2015
1 Follower
26 Reads
  • Source
    • ". Signal Q charge is generated by D NAND N enable [14]. For our application of this delay element, we needed to have the delay on the rising edge, but a " fast reset " or undelayed falling edge. Figure 3 demonstrates the desired timing of the D input and the delayed output out of the delay element. "
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a low-power CMOS thyristor based delay element for inclusion in standard cell ASIC libraries, and a reconfigurable delay element designed for reconfigurable devices. Our design is based on a basic delay element, which serves as a buffer which has been specially designed to have a fixed propagation delay. We present leakage power optimizations, which when applied to the circuit reduces the on-state leakage power consumption by more than 99%, while reducing the off-state leakage power by roughly 96%. We have created delay elements with delay lengths of 4, 5, 7, 9, 11, and 17 ns for inclusion in a standard cell library targeting the IBM 0.13 μm technology. The delay element is then further extended to introduce a programmability feature which allows the delay to be varied. Two reconfigurable delay elements are then added to the delay element standard cell library. The first can be configured for delays of 4, 5, or 7 ns, while the second can be programmed for delays of 9, 11, or 17 ns. Finally, potential uses of the circuits in application specific, as well as reconfigurable systems are explored.
    Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, Boston Area, MA, USA, May 10-12 2009; 01/2009
  • Source
    • "A Thyristor-based delay element is similar to currentstarved , which uses the current mirror to adjust delay time [4]. This type of delay element adjusts the pull-up/pull-down path by altering length of the transistors in order to control the delay time. "
    [Show abstract] [Hide abstract]
    ABSTRACT: We proposed a low-power tunable delay element with several nice features. Initially, we develop this matched delay element for implementing self-timed datapath components. Surprisingly, we found this design is also suitable for many high performance applications with low power requirement after examining its circuit characteristics in more detail. Tunable and asymmetric characteristics are the two major concerns of this delay line circuit. Besides, the circuit itself also demonstrates valuable characteristics such as well adjustment to the operating temperature disparity on the delay and the technology variation-tolerant nature. In order to keep the low power intuition of utilizing asynchronous circuits, we spend a huge effort to cut down the overall power consumption. The proposed tunable delay element consumes less average power than a 4-stage minimum size inverter chain. A 4 ns and 8 ns delay implemented by our design needs only 26 muw and 30 muw respectively for the TSMC 0.35 mum technology. To the best of our knowledge, this is the lowest power consumption of the programmable delay element of the same kind so far
    TENCON 2006. 2006 IEEE Region 10 Conference; 12/2006
  • Source
Show more