Conference Paper

A low power thyristor-based CMOS programmable delay element

Dept. of Electr. & Comput. Eng., Rochester Univ., NY, USA
DOI: 10.1109/ISCAS.2004.1328308 Conference: Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on, Volume: 1
Source: DBLP

ABSTRACT A delay element insensitive to power supply and temperature variations becomes important as circuits speeds increase. A delay element, based on a CMOS thyristor, is proposed in this paper. This thyristor uses current rather than voltage to control the delay, exhibiting a low power supply noise, sensitivity of 94.3% and a temperature variation sensitivity of 314 PPM/°C. A technique to cancel the charge sharing effect during switching is incorporated into the delay element to further enhance power supply insensitivity. The delay element is combined with a bandgap reference voltage generator to produce a digitally controlled variable delay line. Simulation results show that the proposed delay element has lower power supply and temperature sensitivity than a classical chain of inverters. The power consumed by the proposed delay element is lower than an inverter chain, and is much lower than a differential delay element.

1 Bookmark
 · 
101 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Delay elements are widely used in mixed signal integrated circuits in order to meet design-specific timing requirements. Generally delays are generated by lengthening the transition times of the input signal which is subsequently restored. Slow transition times however, results in prolonged short-circuit current duration at the signal restoration stage, not only increasing the overall power consumption of the system but also limiting the usable output delay range. This paper presents a novel CMOS semi-static threshold-triggered delay element architecture that minimizes the short-circuit current over a wide output delay range. The architecture can also incorporate conventional delay elements to improve their performance. The presented delay element is fabricated in a commercial 0.35 μm CMOS technology and the measurement results show significant improvements in output delay range and average power consumption over other conventional delay elements.
    Analog Integrated Circuits and Signal Processing 01/2013; 75(3). · 0.55 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Delay elements are used in integrated circuits (ICs) to meet design specific timing requirements. Delays are often generated by increasing the input transition times. For long delays, such a signal generally results in prolonged short-circuit current either within the delay element itself or at the subsequent stage, elevating the overall power consumption of the system. In this paper, a novel CMOS semi-static threshold- triggered delay element architecture is proposed, that can also be configured to work with other conventional delay elements, to minimize the short-circuit current over a wide delay range resulting in a predictable output delay and reduced power consumption. The semi-static threshold-triggered delay element is fabricated in a commercial 0.35 µm CMOS technology and comparative results show significant improvements in operating range and power consumption over other well-known delay elements. I. INTRODUCTION
    International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil; 01/2011
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Constructing specific delays on a chip is a difficult task for deep-sub-micron technology, which is the issue this paper targets to resolve. An extreme low-power delay element with post-chip adjustment feature is introduced. Our initial intention was to develop this delay element for self-timed datapath components at the first place. Surprisingly, we found this design is also suitable for many other applications with low power requirement. In addition to the tunable behavior, a post-chip delay adjustment feature is implemented this time. Besides, the circuit itself also demonstrates valuable characteristics such as well adjustment to the operating temperature disparity on the delay and the technology variation-tolerant nature. Excluding the current-mirror circuitry, the proposed tunable delay element consumes approximately equal average power to a 4-stage minimum size inverter chain. All arguments are verified with cautiously setup post-layout simulation using TSMC 0.35μm technology.
    IEICE Transactions. 01/2009; 92-A:3381-3389.

Full-text (2 Sources)

View
165 Downloads
Available from
Jun 4, 2014