Conference Paper

A low power thyristor-based CMOS programmable delay element

Dept. of Electr. & Comput. Eng., Rochester Univ., NY, USA
DOI: 10.1109/ISCAS.2004.1328308 Conference: Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on, Volume: 1
Source: DBLP

ABSTRACT A delay element insensitive to power supply and temperature variations becomes important as circuits speeds increase. A delay element, based on a CMOS thyristor, is proposed in this paper. This thyristor uses current rather than voltage to control the delay, exhibiting a low power supply noise, sensitivity of 94.3% and a temperature variation sensitivity of 314 PPM/°C. A technique to cancel the charge sharing effect during switching is incorporated into the delay element to further enhance power supply insensitivity. The delay element is combined with a bandgap reference voltage generator to produce a digitally controlled variable delay line. Simulation results show that the proposed delay element has lower power supply and temperature sensitivity than a classical chain of inverters. The power consumed by the proposed delay element is lower than an inverter chain, and is much lower than a differential delay element.

1 Bookmark
 · 
105 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Delay elements are widely used in mixed signal integrated circuits in order to meet design-specific timing requirements. Generally delays are generated by lengthening the transition times of the input signal which is subsequently restored. Slow transition times however, results in prolonged short-circuit current duration at the signal restoration stage, not only increasing the overall power consumption of the system but also limiting the usable output delay range. This paper presents a novel CMOS semi-static threshold-triggered delay element architecture that minimizes the short-circuit current over a wide output delay range. The architecture can also incorporate conventional delay elements to improve their performance. The presented delay element is fabricated in a commercial 0.35 μm CMOS technology and the measurement results show significant improvements in output delay range and average power consumption over other conventional delay elements.
    Analog Integrated Circuits and Signal Processing 06/2013; 75(3). · 0.55 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A monotonic low power delay element, based on a CMOS thyristor, is proposed in this paper. A technique to reduce the charge sharing effect during switching is incorporated into the delay element to further enhance power supply insensitivity and to enlarge the range of the delay. Simulation results show that a delay from 177.6 ps to 7.494 ns is achieved and the average power consumed by the proposed delay element is from 5.786 muW to 80.5 muW with a unit CMOS inverter load. It exhibits a low power supply noise sensitivity and a temperature variation sensitivity, which are lower than the classical delay element, such as RC-based delay elements the chain of inverters and the differential delay element.
    Microwave and Millimeter Wave Technology, 2007. ICMMT '07. International Conference on; 05/2007
  • Source

Full-text (2 Sources)

Download
171 Downloads
Available from
Jun 4, 2014