Conference Paper

A New Low Power High Performance Flip-Flop

Department of Electrical and Computer Engineering, University of California, Davis, CA, U.S.A.
DOI: 10.1109/MWSCAS.2006.382164 Conference: Circuits and Systems, 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on, Volume: 1
Source: IEEE Xplore

ABSTRACT Low power flip-flops are crucial for the design of low-power digital systems. In this paper we delve into the details of flip-flop design and optimization for low power. We compare the lowest power flip-flops reported in the literature and introduce a new flip-flop that competes with them.

Download full-text


Available from: Ahmed Tarek Sayed, Sep 26, 2015
101 Reads
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Synchronous logic design is the dominant main stream integrated circuit design methodology. Flip-flops are an inherent building block in any synchronous design. Furthermore flip-flops constitute most of the load on the clock distribution and power networks, which are the main power consuming networks of a synchronous integrated circuit. We survey, design and simulate a superset of flip-flops designed for low power and high performance. We highlight the basic design features of these flip-flops and evaluate them based on timing characteristics, power consumption, and other metrics. Moreover, we propose a new flip-flop design. We go in depth into a finer granularity comparison of the lowest peak power surveyed flip-flops reported in the literature; we show the competitiveness of the new design and make our recommendations.
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper proposed a low power, Double-edge-triggered flip-flop design in 65nm CMOS technology. The proposed DETFF is having fewer clocked transistors than earlier conventional designs. The DETFF is simulated with different clock frequencies ranging from 400MHz to 2GHz. Simulation results show least delay, lowest power dissipation than older designs. Further, at scaled voltages the average power dissipation is improved by 46.85% and 96.60% when compared with DETFF1 and DETFF2 respectively and improvement in PDP is 58% and 97.54% as compared to DETFF1 and DETFF2 respectively, which claims that proposed design is suitable for low power, low voltage and high speed applications.
    Signal Processing, Computing and Control (ISPCC), 2012 IEEE International Conference on; 01/2012