Conference Paper

Requirements for Time-to-Digital Converters in the context of digital-PLL based Frequency Synthesis and GSM Modulation

Linz Center of Mechatronics GmbH
DOI: 10.1109/MWSYM.2006.249748 Conference: Microwave Symposium Digest, 2006. IEEE MTT-S International
Source: IEEE Xplore

ABSTRACT A key issue in proceeding the digitization of phase-locked loops (PLLs) is the realization of proper phase detectors in the digital domain. This paper presents simulative analysis of the properties and requirements for time-to-digital converters (TDCs) used for phase comparison in digitized fractional-N modulators with two-point modulation. Effects due to quantization of the TDC on frequency synthesis as well as GSM modulation quality are considered, defining the realization requirements for a transmitter

  • [Show abstract] [Hide abstract]
    ABSTRACT: The idea of a ldquosoftware defined radiordquo (SDR) as proposed J. Mitola was quite a provoking vision beginning of the dasia90s. Even though the ideal SDR architecture mainly remained a subject of academic study so far it anticipated the need for an increased capability to reconfigure the RF-transceiver itself. This article gives a brief overview on the developments of cellular RF-transceivers during the last years in the light of the aforementioned need for reconfigurability. It specifically addresses the architectural changes that were on the one hand necessitated due to upcoming multi-system/multi-mode/multiband requirements and on the other hand favored by the step towards CMOS as mainstream technology even for the analog intensive RF-transceiver.
    Integrated Nonlinear Microwave and Millimetre-Wave Circuits, 2008. INMMIC 2008. Workshop on; 01/2008
  • [Show abstract] [Hide abstract]
    ABSTRACT: In digital phase-locked loop based fractional-N RF frequency synthesizers, the use of a Time-to-digital converter (TDC) as a quantized phase detector brings spurious emissions when synthesizing near-integer channel frequencies. The location of these fractional spurs is dependant on the resolution of the phase detector and the channel frequency being synthesized. In addition, spurs are also generated due to the non-uniform TDC quantization steps. This paper discusses a fast PLL simulation platform and a simulative analysis of the impact of SigmaDelta-noise cancellation on the fractional spurs.
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a digital phase locked loop (DPLL) with two-step closed-locking technique. The two-step locking allows us to use a simple phase detector, which achieves wide phase detect range and has no complex circuits for glitch compensation. The DPLL has three digital controlled oscillators (DCO) for multi-mode/multi-band operation. The DPLL covers GSM quad-band, and several bands of WCDMA / LTE. The DPLL improves a close-in noise by 17 dB compared with the conventional count-assisted locking, which causes glitch error substantially. The phase error is less than 3.0 degrees in all bands for various conditions. The faraway phase noise is -165dBc/Hz at 20MHz, -161dBc/Hz at 190MHz, and -158dBc/Hz at 120MHz in each TX output, respectively.
    Custom Integrated Circuits Conference (CICC), 2012 IEEE; 01/2012