Conference Paper

High performance 5nm radius Twin Silicon nanowire MOSFET(TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability

Device Res. Team, Samsung Electron. Co., Gyeonggi-Do
DOI: 10.1109/IEDM.2005.1609453 Conference: Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International
Source: IEEE Xplore


For the first time, we have successfully fabricated gate-all-around twin silicon nanowire transistor (TSNWFET) on bulk Si wafer using self-aligned damascene-gate process. With 10nm diameter nanowire, saturation currents through twin nanowires of 2.64 mA/mum, 1.11 mA/mum for n-channel TSNWFET and p-channel TSNWFET are obtained, respectively. No roll-off of threshold voltages, ~70 mV/dec. of substhreshold swing (SS), and ~20 mV/V of drain induced barrier lowering(DIBL) down to 30 nm gate length are observed for both n-ch and p-ch TSNWFETs

Download full-text


Available from: Jong-Bong Park, Oct 27, 2014
1,029 Reads
  • Source
    • "Ref[12] Ref[13] Ref[14] Ref[15] Ref[4] Ref[16] Ref[17] NW Cross-sectional shape Rectangular-like Rectangular-like Rectangular-like Circular Circular Elliptical Elliptical "
    [Show abstract] [Hide abstract]
    ABSTRACT: Gate semi-around silicon nanowire (SiNW) FETs have been fabricated and their electrical characteristics, especially on the drivability, have been assessed for future high performance devices. Among different wire size, a SiNW FET with a cross-section of 12 × 19 nm<sup>2</sup> has shown an improvement in the on-current (I<sub>ON</sub>) when normalized by the channel peripheral length. A high I<sub>ON</sub> over 1600 μA/μm at an overdrive voltage of 1 V has been achieved with a gate length and an oxide thickness of 65 and 3 nm, respectively. The origin of the high drivability has been speculated by higher carrier density, improved carrier mobility and the reduction in the series resistance.
    Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European; 10/2010
  • Source
    • "Unlike the 2D approach commonly adopted in bulk FET analyses, the 3D device simulations are necessary because the assumption of negligible variation along the y-direction (as in Fig. 3a) no longer applies to our characterizations of the xnwFET with an unconventional geometry. We have first validated our simulators and simulations against well characterized experimental data on gate-all-around nanowire FETs [17][18]. We have then employed a similar methodology to model both the xnwFET electrostatics and switching operations. "
    [Show abstract] [Hide abstract]
    ABSTRACT: We present an integrated approach that combines 3D modeling of nanodevice electrostatics and operations with extensive circuit level validation and evaluation. We simulate crossed nanowire field-effect transistor (xnwFET) structures, extract electrical characteristics, and create behavioral models for circuit level validations. Our experiments show that functional cascaded dynamic circuits can be achieved by optimal selection of device level parameters such as VTH. Furthermore, VTH tuning is achieved through substrate biasing and source and drain junction underlap, which does not pose difficult manufacturability and customization challenges. Circuit level simulations of up to forty cascaded stages show correct propagation of data and adequate noise margins.
  • [Show abstract] [Hide abstract]
    ABSTRACT: Stacked multichannel transistor architectures were proposed recently which possess very attractive electrical characteristics on low leakage current and high driving current per layout area. However, due to complex manufacturing process, the process variation effect is inevitable and whose impact is unknown. Therefore, this study investigates the impact of process variation on 15-nm-gate stacked multichannel transistors consisting of the gate length deviation, channel position variation, quadruple-shaped channel structure and elliptic gate oxide. Our preliminary result shows that the stacked multichannel devices have good immunity to the gate length deviation and channel spacing variations; however, they are sensitive to the gate coverage ratio and gate oxide thickness variations. This study provides an insight into the device characteristic variations, which may benefit the development of nanoscale stacked multichannel transistors and circuits.
Show more