Conference Paper

Advanced wafer bonding solutions for TSV integration with thin wafers

EV Group, Inc., Tempe, AZ, USA
DOI: 10.1109/3DIC.2009.5306551 Conference: 3D System Integration, 2009. 3DIC 2009. IEEE International Conference on
Source: IEEE Xplore


Due mainly to the thermal budget of CMOS devices, bonding techniques compatible with CMOS processing are limited to direct oxide bonding, metal bonding, adhesive bonding, and various hybrids of those methods. In order to facilitate thin wafer processing with existing fab equipment, we developed total solutions for temporary bonding and debonding of carrier wafers. When it comes to TSV integration, the temporary bonding process based on a spin-on adhesive is becoming the industry standard over that with a lamination tape due to better edge protection, compatibility with topographic surfaces, and better stability at higher process temperatures. The benefits with a newly developed spin-on process include temperature stability over 250degC, compatibility with bumped surfaces, short debonding time, easy thermal release, slide-off debonding, and easy cleanup with polar solvents. It is being proven that our temporary bonding and debonding techniques offer time and cost efficiency for TSV integration processes utilizing existing and established equipment and technologies. For aligned wafer-to-wafer (W2W) bonding, we developed multiple direct and indirect bond alignment methods to stack various types of substrates as well as improve alignment accuracy with minimal z-axis movement. SmartViewreg alignment enables the use of any unique features on the front-side of non-IR transparent wafers for face-to-face bonding while maintaining sub-micron post-bond alignment accuracy. EVG's unique bonding processes and equipment are being widely evaluated and adopted for various TSV applications. For instance, blanket CuCu bonding performed at 415degC and 25 kN for 40 min showed neither bond interface nor voids with the quantitative post-bond adhesion energy of 10.4 J/m2. The post-bond alignment accuracy of less than 1 mum (3sigma) was also achieved with Cu patterned wafers. Chip-to-wafer (C2W) bonding, based on the thermocompression bonding mechanisms such as Cu-pol-
ymer hybrid or Cu-Sn intermetallic compounds (IMC), is needed for future heterogeneous stacking. We developed a new advanced chip-to-wafer (AC2W) bonding concept for higher throughput and lower cost-of-ownership (CoO). The temporary pre-bonding is performed on a pick-and-place machine, followed by the permanent bonding of dies to a device wafer as a batch process in a specially designed bond chamber. A true known-good-die (KGD) stacking can be achieved through the control of the center position, the absolute value and the direction of the applied force. The average displacement with Cu-Sn-Cu bonding was 1.5 mum with the chip-to-chip deviation of 2.7 mum (3sigma).

8 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper the integration challenges related to oxide-oxide bonding for wafer-to-wafer stacking technology are discussed. Furthermore, interface defectivity, wafer-to-wafer alignment and bond strength data are presented.
    IEEE International Conference on 3D System Integration, 3DIC 2010, Munich, Germany, 16-18 November 2010; 01/2010
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a review of the wafer-to-wafer alignment used for 3-D integration. This technology is an important manufacturing technique for advanced microelectronics and microelectromechanical systems, including 3-D integrated circuits, advanced wafer-level packaging, and microfluidics. Commercially available alignment tools provide prebonding wafer-to-wafer misalignment tolerances on the order of 0.25 μm. However, better alignment accuracy is required for increasing demands for higher density of through-strata vias and bonded interstrata vias, whereas issues with wafer-level alignment uniformity and reliability still remain. Three-dimensional processes also affect the alignment accuracy, although the misalignment could be reduced to certain extent by process control. This paper provides a comprehensive review of current research activities over wafer-to-wafer alignment, including alignment methods, accuracy requirements, and possible misalignments and fundamental issues. Current misalignment concerns of the major bonding approaches are discussed with detailed alignment results. The fundamental issues associated with wafer alignment are addressed, such as alignment mechanisms, uniformity, reproducibility, thermal mismatch, and materials. Alternative alignment approaches are discussed, and perspectives for wafer-to-wafer alignment are given.
    Journal of Microelectromechanical Systems 09/2011; 20(4-20):885 - 898. DOI:10.1109/JMEMS.2011.2148161 · 1.75 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: TSV (through-silicon-via) count minimization is one of the most important objectives in the three-dimensional integrated circuit (3D IC) design. In this paper, we demonstrate that, in addition to the layer assignment, the selection of wafer bonding type for each layer also has a great impact on TSV count minimization. However, to the best of our knowledge, up to now, no attention has been paid to the problem of selecting wafer bonding type for each layer. Based on that observation, we propose an integer linear programming (ILP) approach to formally draw up the simultaneous wafer bonding type selection and layer assignment for TSV count minimization. Note that our ILP approach guarantees obtaining the optimal solution. Compared with the previous high-level synthesis approach that uses ILP to minimize the TSV count (without considering the selection of wafer bonding type for each layer), experimental results show that our approach can further reduce 56.97% TSV count without any area overhead.
    Circuits and Systems (APCCAS), 2012 IEEE Asia Pacific Conference on; 01/2012
Show more

Similar Publications