Article

Three-Dimensional Real-Space Simulation of Surface Roughness in Silicon Nanowire FETs

IMEP-LAHC, Grenoble INP MINATEC, Grenoble, France
IEEE Transactions on Electron Devices (Impact Factor: 2.06). 11/2009; DOI: 10.1109/TED.2009.2028382
Source: IEEE Xplore

ABSTRACT We address the transport properties of narrow gate-all-around silicon nanowires in the presence of surface-roughness (SR) scattering at the Si/SiO2 interface, considering nanowire transistors with a cross section of 3 times 3 nm2 and gate length of 15 nm. We present transfer characteristics and effective-mobility calculations based on a full 3-D real-space self-consistent Poisson-Schrodinger solver within the nonequilibrium Green's function formalism. The effect of SR is included via a geometrical method consisting in a random realization of potential fluctuations described via an exponential autocorrelation law. The influence on transfer characteristics and on low-field mobility is evaluated by comparison with the clean case and for different values of the root mean square of potential fluctuations. The method allows us to exactly account for mode-mixing and subband fluctuations and to evaluate the effect of SR up to all orders of the interaction. We find that SR scattering is mainly responsible for positive threshold-voltage shift in the low-field regime, whereas SR-limited mobility slowly depends on the linear charge density, showing the inefficiency of mode-mixing scattering mechanism for very narrow wires.

0 Bookmarks
 · 
62 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: The mean free path (MFP) in silicon nanowire field effect transistors limited by surface roughness scattering (SRS) is calculated with the nonperturbative approach utilizing the nonequilibrium Green's function method. The entrance scattering effect associated with finiteness of the channel length is identified and a method to eliminate it in the calculation of the MFP is developed. The behavior of the MFP with respect to channel length (L), channel width (W) , and the root mean square (rms) of the surface roughness is investigated extensively. Our major findings are that the single parameter, rms/W, can be used as a good measure for the strength of the SRS effects and that the overall characteristics of the MFP are determined by the parameter. In particular, the MFP exponentially decreases with the increase of rms/W and the MFP versus the gate electric field shows a distinctively different behavior depending on whether the strength of the SRS effects measured by rms/W is smaller or greater than 0.06.
    IEEE Transactions on Electron Devices 06/2013; 60(6):1861-1866. · 2.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: We present a theoretical study of the trap-charge-induced variability of threshold voltage in silicon-nanowire FETs. By exploiting full-quantum 3-D simulations, we determine the transfer characteristics in the presence of discrete trap charges at different positions in the gate-stack volume, and hence, we compute the probability density function of these randomly distributed impurities. Assuming a Poisson distribution for the trap charge numbers, we estimate the statistics of the threshold voltage shift induced by such charged defects and evaluate the mean value and standard deviation of the threshold voltage for typical trap density values.
    IEEE Transactions on Electron Devices 01/2012; 59(5):1462-1467. · 2.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: We present a comparative study of the surface-roughness (SR)-induced variability at low supply voltage $V_{DD} = \hbox{0.3}\ \hbox{V}$ in nanowire InAs tunnel FETs and strained-silicon (sSi) MOSFETs. By exploiting a 3-D full-quantum approach based on the Non-Equilibrium Green's Function formalism, we show that the $I_{\rm on}$ variability in InAs tunnel FETs is much smaller than the $I_{\rm off}$ variability, whereas for $V_{DD} = \hbox{0.3}\ \hbox{V}$, the sSi MOSFETs working in the subthreshold regime present similar $I_{\rm on}$ and $I_{\rm off}$ variability. We explain the smaller $I_{\rm on}$ compared with $I_{\rm off}$ variability of InAs tunnel FETs by noting that in the source depletion region, where tunneling mainly occurs for $V_{GS} = V_{DD}$, microscopic subband fluctuations induced by SR are small compared to macroscopic band bending due to the built-in potential of the source junction and to the gate bias. This results in SR-induced variability that is larger in InAs tunnel FETs than in sSi MOSFETs.
    IEEE Electron Device Letters 01/2012; 33(6):806-808. · 2.79 Impact Factor