Conference Paper

A High-Performance Architecture of an XML Processor for SIP-Based Presence

Sch. of Inf. Technol. & Eng., Univ. of Ottawa, Ottawa, ON
DOI: 10.1109/ITNG.2009.50 Conference: Information Technology: New Generations, 2009. ITNG '09. Sixth International Conference on
Source: IEEE Xplore

ABSTRACT With the widespread popularity of XML, many communication and multimedia standards are being developed based completely or partially on XML. The session initiation protocol is a signaling mechanism - frequently used for multimedia applications - that comprises XML-based ldquopresencerdquo information particularly useful in instance messaging.The process of XML parsing and serialization is needed repeatedly during the exchange of presence notification messages in such systems. However, XML processing is known to be time-consuming. In instant messaging systems, especially when mobile users are involved, presence update notification is frequent and has to be fast to save mobility time and battery resources. In this paper, we present a high-performance architecture of an XML processor customized for efficiently processing presence information. Our FPGA implementation results show that at least two bytes of XML data can be parsed on average in each clock cycle, which leads eventually to a high-throughput processor.

0 Bookmarks
 · 
158 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: The architecture of IP Multimedia Subsystem (IMS) enables converged voice, video, and data services and contains mechanisms related to session and connection control. Numerous protocols are used to perform IMS operations however the Session Initiation Protocol (SIP) plays a central role in the functionality of IMS. With increased demand for multimedia communications functionality, a software implementation of IMS limits performance and increases power consumption when controlling applications through devices like gateways, proxies and application servers. Therefore a strong desire exists to implement SIP using low power consumption hardware platforms very fast time responses. The large integration scale of the present chip technology allows for implementing all SIP mechanisms and interfaces in a single integrated chip or ASIC. In this paper, a reconfigurable hardware implementation of the session setup of IMS is described based on a hardware implementation of SIP.
    Computational Cybernetics and Technical Informatics (ICCC-CONTI), 2010 International Joint Conference on; 06/2010
  • [Show abstract] [Hide abstract]
    ABSTRACT: Mobile sensors networks are used in several domains to perform various tasks related to monitoring, recording, and affecting the conditions of an environment. Interacting with mobile sensor networks deployed in public networks requires an application capable of securely exchanging data in the network, generating mobile sensor network requests and processing mobile sensor network responses. Embedded communications devices are an ideal platform through which mobile sensor network applications could be implemented due to their portability and preexisting facilities to establish network connections. The IP Multimedia Subsystem (IMS) is a communications framework permitting the exchange of data from communications devices across divergent networks. No research has been performed combining embedded devices and mobile sensor networks using public network facilities like IMS. This paper proposes an architecture permitting end users to perform mobile sensor network operations using IMS and embedded communications devices. The architecture is based on a reconfigurable hardware implementation of SIP to exchange data through an IMS network to query mobile sensor data, publish data to valid subscribers and control nodes. SIP is used to manage the sessions in which data are accessed by arbitrary users registered with a sensor network service.
    Electronic Design, Test and Applications, IEEE International Workshop on. 01/2011;
  • [Show abstract] [Hide abstract]
    ABSTRACT: The extensible markup language XML is a standard information representation tool and is playing an increasingly important role in many fields, like database and web services. XML parsing is a core task in XML processing, and many XML parsers are presented both in software and hardware community. In order to accelerate XML parsing, parallel XML parsing method is introduced. In this paper, we detail the design of a parallel speculative Dom-based XML parser (PSDXP) which is implemented of Field Programmable Gate Array (FPGA). Both two threads parallelism and four threads parallelism PSDXPs are implemented on a Xilinx Virtex-5 board. The former can achieve 0.5004 CPB and 1.998 Gbps, and the later capable of running at 0.2505 CPB and 3.992 Gbps.
    High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems (HPCC-ICESS), 2012 IEEE 14th International Conference on; 01/2012

Full-text (2 Sources)

View
18 Downloads
Available from
May 21, 2014