Conference Proceeding

A 400-to-900 MHz receiver with dual-domain harmonic rejection exploiting adaptive interference cancellation

Univ. of Twente, Enschede, Netherlands
03/2009; DOI:10.1109/ISSCC.2009.4977393 In proceeding of: Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International
Source: IEEE Xplore

ABSTRACT Wideband direct-conversion harmonic-rejection (HR) receivers for software- defined radio aim to remove or relax the pre-mixer RF filters, which are inflexible, bulky and costly. HR schemes are often used, but amplitude and phase mismatches limit HR to between 30 and 40 dB. A quick calculation shows that much more rejection is wanted: in order to bring harmonic responses down to the noise floor (e.g. -100 dBm in 10 MHz for 4 dB NF), and cope with interferers between -40 and 0 dBm, an HR of 60 to 100 dB is needed. Also in terrestrial TV receivers and in applications like DVB-H with co-existence requirements with GSM/WLAN transmitters in a small telephone, high HR is needed. In this work, an architecture aiming for >80 dB HR is shown. It consists of an analog front-end followed by adaptive interference cancellation (AIC) in the digital domain. AIC is known for its ability to adapt to and mitigate unknown system non-idealities, e.g. gain and phase imbalances. Due to its adaptivity it can achieve large improvements, provided the interference estimate is accurate. To the authors' knowledge, they are the first to explore AIC for HR and previously presented simulation results. Here a new and different architecture and measured results with the RF part implemented in 65 nm CMOS and the AIC in software are presented.

0 0
 · 
0 Bookmarks
 · 
104 Views
  • [show abstract] [hide abstract]
    ABSTRACT: A wideband direct-conversion RF front-end for Advanced Television Systems Committee terrestrial digital TV (DTV) tuner applications is realized in a 0.18-μm CMOS technology. In order to effectively solve the critical local oscillator (LO) harmonic mixing problem in an ultra-wideband frequency environment of 48-860 MHz, the combination of a mismatch calibrated harmonic rejection mixer (HRM) and a simple preceding integrated third-order passive RF tracking filter with an external inductor is utilized to obtain 60-80 dB of harmonic rejection for all odd-order harmonic mixing within the DTV spectrum. In addition, an efficient novel calibration algorithm for the HRM is proposed in order to simplify the compensation process. The RF front-end also includes a broadband noise-canceling low-noise amplifier, an attenuator to cover the wide dynamic range, an LO multiphase generator, and peripheral circuits such as an I<sup>2</sup>C serial interface for digital control. The implemented CMOS RF front-end achieves a total gain of 40 dB, output third-order intercept point of 30 dBm, and noise figure of 5.5 dB while consuming a low power of 140 mW from a 1.8-V supply voltage.
    IEEE Transactions on Microwave Theory and Techniques 09/2010; · 2.23 Impact Factor
  • [show abstract] [hide abstract]
    ABSTRACT: The harmonic signal rejection capability and the rejection schemes of polyphase downconverters are discussed. An analysis of a simple model of a polyphase downconverter shows that -phase converter can reject up to th harmonic signal, and that th harmonic signal aliases into the desired signal. It means that the harmonic rejection is not exclusive ability of downconverters with large number of phases, and conventional downconverters with fewer phases have the ability. An example is a differential amplifier type downconverter , which has the ability of even harmonic signal rejection as common-mode signal. In this paper, the common-mode concept is extended to polyphase circuits. It is named "partial common mode," because it does not have to be common for all node but is common for a part of nodes. The partial common-mode rejection is effective for harmonic rejection. There is the other type of harmonic rejection techniques for polyphase downconverters, i.e., signal weighting-and-summing type. Comparison between the harmonic rejection with weighting-and-summing circuit and that with the common-mode rejection circuit is discussed, too. Due to its simple structure, a 6-phase downconverter with partial common-mode rejection is attractive for practical wideband receivers.
    Circuits and Systems I: Regular Papers, IEEE Transactions on 01/2011; 58-I:2308-2317. · 2.24 Impact Factor
  • [show abstract] [hide abstract]
    ABSTRACT: Image rejection and harmonic rejection are important performance parameters in wideband low-IF TV system. In this paper, double quadrature harmonic rejection architecture insensitive to gain and/or phase mismatch is proposed to satisfy stringent image rejection ratio (IRR) and harmonic rejection ratio (HRR) for analog/digital TV tuner ICs. Fabricated in 0.13μm CMOS process, more than 60dB of the IRR is achieved over 42-864MHz RF frequency and more than 69dB of the 3rd HRR is achieved over 42-306MHz RF frequency without any calibration.
    01/2011;

Full-text

View
0 Downloads
Available from

N.A. Moseley