Article

Drive current enhancement in p-type metal–oxide–semiconductor field-effect transistors under shear uniaxial stress

Intel Corporation, Logic Technology Development, Hillsboro, Oregon 97124
Applied Physics Letters (Impact Factor: 3.52). 01/2005; DOI: 10.1063/1.1841452
Source: IEEE Xplore

ABSTRACT Recent attention has been given to metal–oxide–semiconductor field-effect transistor (MOSFET) device designs that utilize stress to achieve performance gain in both n -type MOSFETs (NMOS) and p -type MOSFETs (PMOS). The physics behind NMOS gain is better understood than that of PMOS gain, which has received less attention. In this letter, we describe the warping phenomena which is responsible for the gain seen in [110] uniaxially stressed PMOS devices on [100] orientated wafers. We also demonstrate that shear uniaxial stress in PMOS is better suited to MOSFET applications than biaxial stress as it is able to maintain gain at high vertical and lateral fields.

0 Bookmarks
 · 
59 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The effects of uniaxial strain on the band structures of Lt100Gt silicon nanowires of width 2.75 - 3.84 nm are studied using sp<sup>3</sup>d<sup>5</sup>s<sup>*</sup> orbital basis atomistic tight binding approach. The conduction band edge at Gamma point has almost no variation with strain and the second valley located at 0.36timespi/a of the wire Brilluoin moves down in energy with both compressive and tensile strains. The top valence band moves up in energy with both tensile and compressive strain, and therefore, the band gap reduces with both types of strain. We notice about 7% change in band gap for an application of 2% strain. The electron effective masses at Delta<sub>4</sub> and Delta<sub>2</sub> valleys show opposite dependence on strain, and the hole effective mass of top valence band has almost similar variation with both types of strain. We notice a significant change in hole effective mass with strain.
    Electrical and Computer Engineering, 2008. ICECE 2008. International Conference on; 01/2009
  • [Show abstract] [Hide abstract]
    ABSTRACT: The focus of this work is to demonstrate the effect of mechanical stress in the channel on the impact ionization rate (IIR) and on hot carrier reliability for both NMOS and PMOS devices. In addition, this study will explain the reason for the wide disagreement between published reports on this behavior. It is shown for the first time that the IIR reaches a maximum value with strain for NMOS and then reduces as higher levels of strain are applied. Compressive strained PMOS devices do not show this peak in IIR
    Reliability Physics Symposium Proceedings, 2006. 44th Annual., IEEE International; 04/2006
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Starting from the 90 nm technology node, process induced stress has played a key role in the design of high-performance devices. The emergence of source/drain silicon germanium (S/D SiGe) technique as the most important stressing mechanism for p-channel metal-oxide-semiconductor field-effect transistor devices has opened up various optimization possibilities at circuit and physical design stage. In this paper, we exploit the active area dependence of the performance improvement achievable using S/D SiGe technology for late stage engineering change order (ECO) timing optimization. An active area sizing aware cell-level delay model is derived which forms the basis of linear program based optimization of a design for achieving maximum performance or target performance under a timing budget. To control the magnitude of layout perturbation and ensure predictable timing improvement, a set of physical constraints for active area sizing is proposed. Further, an efficient minimum movement legalization algorithm is proposed to remove the overlaps caused by active area sizing of timing critical cells. Results on a wide variety of benchmarks show consistent reduction in the cycle time by up to 6.3%. Predictability of the performance improvement achievable as well as resultant minuscule layout changes make our technique very attractive for late stage ECO optimization and design closure.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 11/2010; · 1.09 Impact Factor