Drive current enhancement in p-type metal–oxide–semiconductor field-effect transistors under shear uniaxial stress

Intel Corporation, Logic Technology Development, Hillsboro, Oregon 97124
Applied Physics Letters (Impact Factor: 3.79). 01/2005; DOI: 10.1063/1.1841452
Source: IEEE Xplore

ABSTRACT Recent attention has been given to metal–oxide–semiconductor field-effect transistor (MOSFET) device designs that utilize stress to achieve performance gain in both n -type MOSFETs (NMOS) and p -type MOSFETs (PMOS). The physics behind NMOS gain is better understood than that of PMOS gain, which has received less attention. In this letter, we describe the warping phenomena which is responsible for the gain seen in [110] uniaxially stressed PMOS devices on [100] orientated wafers. We also demonstrate that shear uniaxial stress in PMOS is better suited to MOSFET applications than biaxial stress as it is able to maintain gain at high vertical and lateral fields.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Strain greatly affects the electrical properties of silicon because strain changes the energy band structure of silicon. In MOSFET devices, the terminal voltages induce electrical fields, which themselves modulate the electronic band structure and interact with strain-induced changes. Applied electrical fields are used to experimentally study different state-of-the-art local and global strain techniques and reveal the different responses of n- and p-MOSFETs to the different strain techniques. It is shown that p-MOSFETs have more low-lateral-field linear drive-current enhancement and less high-lateral-field saturation drive-current enhancement at both low and high vertical fields. The situation is similar for n-MOSFETs at low vertical fields. However, at high vertical fields, n-MOSFET low-lateral-field linear drive-current enhancement is less than the high-lateral-field saturation drive-current enhancement. The origin for this behavior can be found in the different strain effects on the electronic band structure, which results in effective mass reduction and/or scattering suppression. These, in turn, contribute differently to linear and saturation drive-current enhancements in n- and p-MOSFETs.
    IEEE Transactions on Electron Devices 07/2010; · 2.06 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The room-temperature longitudinal piezoresistance of n-type and p-type crystalline silicon along selected crystal axes is investigated under uniaxial compressive stresses up to 3 GPa. While the conductance ($G$) of n-type silicon eventually saturates at $\approx 45%$ of its zero-stress value ($G_0$) in accordance with the charge transfer model, in p-type material $G/G_0$ increases above a predicted limit of $\approx 4.5$ without any significant saturation, even at 3 GPa. Calculation of $G/G_0$ using \textit{ab-initio} density functional theory reveals that neither $G$ nor the mobility, when properly averaged over the hole distribution, saturate at stresses lower than 3 GPa. The lack of saturation has important consequences for strained silicon technologies.
    Physical Review Letters 11/2010; 108(25). · 7.73 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Starting from the 90 nm technology node, process induced stress has played a key role in the design of high-performance devices. The emergence of source/drain silicon germanium (S/D SiGe) technique as the most important stressing mechanism for p-channel metal-oxide-semiconductor field-effect transistor devices has opened up various optimization possibilities at circuit and physical design stage. In this paper, we exploit the active area dependence of the performance improvement achievable using S/D SiGe technology for late stage engineering change order (ECO) timing optimization. An active area sizing aware cell-level delay model is derived which forms the basis of linear program based optimization of a design for achieving maximum performance or target performance under a timing budget. To control the magnitude of layout perturbation and ensure predictable timing improvement, a set of physical constraints for active area sizing is proposed. Further, an efficient minimum movement legalization algorithm is proposed to remove the overlaps caused by active area sizing of timing critical cells. Results on a wide variety of benchmarks show consistent reduction in the cycle time by up to 6.3%. Predictability of the performance improvement achievable as well as resultant minuscule layout changes make our technique very attractive for late stage ECO optimization and design closure.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 11/2010; · 1.09 Impact Factor