Conference Paper

# Fluorinated HfO2 gate dielectrics engineering for CMOS by pre- and post-CF4 plasma passivation

[more]
Dept. of Electron. Eng., Chang Gung Univ., Taoyuan
DOI: 10.1109/IEDM.2008.4796706 Conference: Electron Devices Meeting, 2008. IEDM 2008. IEEE International
Source: IEEE Xplore

ABSTRACT In this paper, we demonstrate TaN/fluorinated HfO2 CMOS devices, focusing on symmetry and asymmetry fluorine incorporation at top or bottom HfO2 interfaces. 16% permittivity enhancement, 65% and 91% mobility increases for electron and hole, respectively, under high electric field was achieved. Reliability of n- and p-MOSFET was improved 3 orders and 8% for GIDL and hot carrier immunity, respectively. A physical model of shallow and deep trapping level affected by fluorine was proposed to explain the NBTI and PBTI improvements.

0 Followers
·
103 Views
• ##### Article: Physical and Electrical Analysis of Post-HfO2 Fluorine Plasma Treatment for the Improvement of In0.53Ga0.47As MOSFETs' Performance
[Hide abstract]
ABSTRACT: Notable improvements in the $\hbox{HfO}_{2}/\hbox{In}_{0.53} \hbox{Ga}_{0.47}\hbox{As}$ gate stack have been achieved by a post- $\hbox{HfO}_{2}$ fluorine plasma treatment, including excellent interface quality of low equivalent oxide thickness $\hbox{HfO}_{2}$ (1.4 nm) directly on $\hbox{In}_{0.53}\hbox{Ga}_{0.47}\hbox{As}$ without using an interface passivation layer, $\sim\!\!\hbox{5}\times$ reduction in interface trap density from $\hbox{2.8} \times \hbox{10}^{12}$ to $\hbox{4.9} \times \hbox{10}^{11}\ \hbox{cm}^{-2}\hbox{eV}^{-1}$ , $\sim\!\!\hbox{10}\times$ reduced border traps from $\hbox{1.6} \times \hbox{10}^{19}$ to $\hbox{1.6} \times \hbox{10}^{18}\ \hbox{cm}^{-3}$, and $\sim$40% less charge-trapping centers. As a result, improved electrical performances have been obtained. Frequency dispersion in capacitance–voltage characteristics has been reduced. Subthreshold swing has been improved from 127 to 109 mV/dec. Effective channel mobility has been enhanced from 826 to 1067 $\hbox{cm}^{2}/\hbox{Vs}$. An improved drive current of 123 mA/mm at $V_{d} = \hbox{2.5}\ \hbox{V}$ and $V_{g} - V_{\rm th} = \hbox{2}\ \hbox{V}$ (5- $\mu\hbox{m}$ channel length) has been also presented.
IEEE Transactions on Electron Devices 01/2012; 59(1):139-144. DOI:10.1109/TED.2011.2172687 · 2.36 Impact Factor
• ##### Conference Paper: Keynote and Tutorial Speakers
[Hide abstract]
ABSTRACT: We consider the estimation of diffeomorphic transformations aligning a known shape and its distorted observation. The classical way to solve this registration problem is to find correspondences between the shapes and then compute the transformation parameters from these landmarks. Here we propose a novel framework where the exact transformation is obtained as the solution of a polynomial system of equations. The method has been applied to 2D and 3D medical image registration, industrial inspection, planar homography estimation, etc... and its robustness has also been demonstrated. The advantage of the proposed solution is that it is fast, easy to implement, has linear time complexity, works without established correspondences and provides an exact solution regardless of the magnitude of transformation.
Signal-Image Technology and Internet-Based Systems (SITIS), 2011 Seventh International Conference on; 01/2011
• ##### Article: Effective Surface Passivation by Novel – Treatment and BTI Characteristics on Interface-Engineered High-Mobility -Gated Ge pMOSFETs
[Hide abstract]
ABSTRACT: A novel surface passivation technique using silicon nitride (SN) by - treatment has been demonstrated on -gated Ge pMOSFETs. It is found that ultrathin SN passivation is more effective to suppress the Ge out diffusion than ultrathin Si passivation. Improved interface quality and device performance were achieved for the device with the SN passivation. Fluorine (F) incorporation by postgate treatment was also implemented to further enhance the performance. Furthermore, bias temperature instability (BTI) characteristics were systematically investigated on interface engineered (Si-, SN-, or -passivated) Ge pMOSFETs by both conventional dc - and fast pulse measurement. The impact of thickness and postgate treatment processes (F incorporation) on BTI and device performance was also studied, and it is found that BTI and device performance can be improved by reducing the thickness or incorporating F.
IEEE Transactions on Electron Devices 07/2010; DOI:10.1109/TED.2010.2046992 · 2.36 Impact Factor