Tunable Linear MOS Resistors Using Quasi-Floating-Gate Techniques

Dept. de Ing. Electron., Univ. de Sevilla, Sevilla
Circuits and Systems II: Express Briefs, IEEE Transactions on (Impact Factor: 1.19). 01/2009; 56(1):41 - 45. DOI: 10.1109/TCSII.2008.2010163
Source: IEEE Xplore

ABSTRACT A family of tunable MOS resistors based on quasi-floating-gate (QFG) transistors biased in the triode region is analyzed in this paper. From the study results, a new device that outperforms previous implementations, is presented. By means of a capacitive divider, the ac component of the drain-to-source voltage scaled with a factor alpha les 1 is added to the gate-to-source voltage leading to a cancellation of the nonlinear terms. The effect of alpha on resistor linearity is analytically studied. Simulation results are also provided for different technologies. Finally, a complete transconductor has been built which preserves the linearity of the MOS resistor. Three versions of the transconductor have been fabricated for different values of alpha (alpha = 0, 0.5, and 1) in a 0.5 mum CMOS technology with plusmn1.65-V supply voltage. Experimental results show (for alpha = 1 ) a THD of - 57 dB (HD2=-70 dB) at 1 MHz for 2-V peak-to-peak differential input signal with a nominal ac-transconductance of 200 muA/V and a power consumption of 3.2 mW.

  • [Show abstract] [Hide abstract]
    ABSTRACT: A bi-directional active resistor structure with quasifloating gate MOS transistors and non-linearity compensation is used in a resistive negative feedback wide-band LNA implementation enabling a continuously tunable gain from 0dB to 24dB. The LNA has been realized in 65nm CMOS with a minimum noise figure of 2.5dB and IIP3 of -8dBm at highest gain. The LNA bandwidth is from 100MHz to 2GHz, with a power consumption of 12mW and an active area of 0.0375mm2.
    Circuits and Systems (ISCAS), 2013 IEEE International Symposium on; 01/2013
  • Microelectronics Journal 10/2013; 44(10):920-929. · 0.91 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Current mirror is a basic block of any mixed-signal circuit for example in an analog-to-digital converter. Its precise performance is the key requirement for analog circuits where offset is a measure issue. The key parameter which defines the performance of current mirror is its input/output impedance, input swing, and bandwidth. In this paper, a low power design of current mirror using quasi-floating gate MOS transistor is presented. The proposed current mirror boosts its output impedance in range of giga-ohm through use of regulated cascode structure followed by super-cascode. Another improvement is done in reduced input compliance voltage limits with the help of level shifter. The proposed current mirror operates well for input current range 0–700 μAμA with an input and output impedance of 160 ΩΩ and 8.55 GΩGΩ respectively and high bandwidth of 4.05 GHzGHz. The total power consumption of the proposed current mirror is about 0.84 mW. The low power consumption with enhanced output impedance and bandwidth suits proposed current mirror for various high-speed analog designs. Performance of the presented current mirror circuit is verified using HSpice simulations on 0.18 μmμm mixed-mode twill-well technology at a supply voltage of ±0.5 V.
    Microelectronics Journal 08/2014; · 0.92 Impact Factor