Conference Paper

Defending Against Attacks on Main Memory Persistence

Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., University Park, PA
DOI: 10.1109/ACSAC.2008.45 Conference: Computer Security Applications Conference, 2008. ACSAC 2008. Annual
Source: IEEE Xplore

ABSTRACT Main memory contains transient information for all resident applications. However, if memory chip contents survives power-off, e.g., via freezing DRAM chips, sensitive data such as passwords and keys can be extracted. Main memory persistence will soon be the norm as recent advancements in MRAM and FeRAM position non-volatile memory technologies for widespread deployment in laptop, desktop, and embedded system main memory. Unfortunately, the same properties that provide energy efficiency, tolerance against power failure, and "instant-on'' power-up also subject systems to offline memory scanning. In this paper, we propose a memory encryption control unit (MECU) that provides memory confidentiality during system suspend and across reboots. The MECU encrypts all memory transfers between the processor-local level 2 cache and main memory to ensure plaintext data is never written to the persistent medium. The MECU design is outlined and performance and security trade-offs considered. We evaluate a MECU-enhanced architecture using the SimpleScalar hardware simulation framework on several hardware benchmarks. This analysis shows the majority of memory accesses are delayed by less than 1 ns, with higher access latencies (caused by resume state reconstruction) subsiding within 0.25 seconds of a system resume. In effect, the MECU provides zero-cost steady state memory confidentiality for non-volatile main memory.

0 Bookmarks
 · 
100 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Phase-change memory (PCM) is a promising alternative of DRAM. Nonetheless, it has a well-known problem that is the limited number of writes to storage cells. Thus, wear-leveling, which makes the writes uniform, is crucial to boost PCM's lifetime. This paper proposes multi-way wear leveling (MWWL) to increase both endurance and security of PCM. MWWL can efficiently distribute writes to physical addresses uniformly from a multiple of ways while incurring little write overhead and almost no extra hardware overhead. More important, MWWL is a fundamental scheme that can be applied to existing leveling algorithms. As a case study, we extended a state-of-the-art technique, Security Refresh, to its multi-way version, Multi-Way Security Refresh (MWSR). The experimental results show that MWSR can achieve the same or better lifetime than that of the original two-level Security Refresh but with much less write overhead (from 11.7% down to 1.5%).
    IEEE Transactions on Computers 05/2014; · 1.47 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The existence of two basic levels of storage (fast/volatile and slow/non-volatile) has been a long-standing premise of most computer systems, influencing the design of OS components, including file systems, virtual memory, scheduling, execution models, and even their APIs. Emerging resistive memory technologies – such as phase-change memory (PCM) and memristors – have the potential to provide large, fast, non-volatile memory systems, changing the assumptions that motivated the design of current operating systems. This paper examines the implications of non-volatile memories on a number of OS mechanisms, functions, and properties.
    01/2011;
  • [Show abstract] [Hide abstract]
    ABSTRACT: Constructed wetlands are being considered a sustainable and promising option whose performance, cost and resources utilization can complement or replace conventional water treatment. The literature reported the fact that an insufficient residence time of pollutants in soils induces an incomplete and unfinished biodegradation process. In this work, engineering solutions are proposed with the objective of significantly increasing the solute retention capacity in the horizontal flow constructed wetland (HFCW). Using several numerical tracers experiments with different operating scenarios, such as the HFCW physical configuration, the flow rate, the boundary conditions, the adsorption layer thickness, practical methods and a new empirical law are suggested in order to substantially increase the adsorption ability in the HFCW, and hence the pollutant removal. Furthermore, it appears that there is no impact of the adsorbent layer thickness on the solute mean residence time with high values of adsorption coefficient (kd). For smaller kd values, the deeper the adsorption layer thickness, the higher the retention time.
    Ecological Engineering 04/2011; 37(4):636-643. · 3.04 Impact Factor

Preview

Download
1 Download
Available from