Conference Paper

Predicting the SEU error rate through fault injection for a complex microprocessor

TIMA Lab., Grenoble
DOI: 10.1109/ISIE.2008.4677290 Conference: Industrial Electronics, 2008. ISIE 2008. IEEE International Symposium on
Source: IEEE Xplore

ABSTRACT This paper deals with the prediction of SEU error rate for an application running on a complex processor. Both, radiation ground testing and fault injection, were performed while the selected processor, a Power PC 7448, executed a software issued from a real space application. The predicted error rate shows that generally used strategies, based on static cross-section, significantly overestimate the application error rate.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Fault detection and diagnosis of safety and mission-critical embedded systems is a constant concern of the aerospace community. There exists a number of fault detection and diagnosis techniques, which are usually based on generating complicated models of the system, or increasing its redundancy. The present paper shows a new approach, based on hash libraries, which allows for fault detection and diagnosis at circuit level, without previous modeling of the system or adding redundancy. Additionally, the proposed technique can be used to detect faults in real-time in a final application, where no comparison with a golden chip is available.
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper the consequences of SEU (Single Event Upset) faults on System on Chip devices (SOC) are studied. A PSOC microcontroller CY8C27643 manufactured by Cypress was chosen as a test vehicle. Fault injection sessions were performed using the so-called (Code Emulated Upset) approach in two different HW/SW environments. Obtained results put in evidence the potentially critical consequences of some of the faults occurring in the digital blocks when a matrix multiplication benchmark is being executed.
    Advances in Computational Tools for Engineering Applications (ACTEA), 2012 2nd International Conference on; 01/2012
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Nowadays, integrated circuit technologies are increasingly being more susceptible to ionizing radiation effects. In order to assess the reliability of a digital system performing a specific application and to identify the most critical failure effects, radiation experiments and fault injection campaigns are usually performed, which may be costly and time-expensive. This paper proposes a fully automated, practical methodology for accelerating Single-Event-Upset (SEU) fault injection campaigns in digital circuits. The main underlying principle is based on the correlation between the effects of the SEU fault model with the Stuck-At (SA) one. Circuital and functional analysis and experimental case studies confirm the effectiveness of the proposed solutions.
    IEEE Transactions on Industrial Informatics 10/2012; · 8.79 Impact Factor