Conference Paper

Process-Variation Statistical Modeling for VLSI Timing Analysis

Nat. Taiwan Univ., Taipei
DOI: 10.1109/ISQED.2008.4479828 Conference: Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on
Source: IEEE Xplore

ABSTRACT SSTA requires accurate statistical distribution models of non-Gaussian random variables of process parameters and timing variables. Traditional quadratic Gaussian model has been shown to have some serious limitations. In particular, it limits the range of skewness that can be modeled and it can not model the kurtosis. In this paper, we presented complex-coefficient quadratic Gaussian polynomial model and higher order Gaussian polynomial model to resolve these difficulties. Experimental results show how our methods and new algorithms expose some enhancements in both accuracy and versatility.

  • [Show abstract] [Hide abstract]
    ABSTRACT: The purpose of this paper is to model timing of digital circuits by determining dependencies between the logical depth of standard cells in digital circuit and variation margins applied during timing analysis. The simulation results for the cells used in clock tree are presented.
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Process variation creates core-speed discrepancy among core in a many-core platforms. Random variation is one of the important components that contributes into core-speed discrepancy. In this paper, we propose a novel technique that uses footer transistors to reduce the impact of random process variation on delay and power in a many-core platform. Process variation is due to many fundamental deficiencies, impurities, and imperfections during the fabrication process at the nano-scale technologies. The results of this variation have a direct impact on two key parameters of the CMOS transistor: threshold voltage and gate length, which have major implication on the core speed and power. The random component of this variation is mostly attributed to the random-dopant fluctuation, which results in threshold voltage discrepancy among the cores. The proposed technique reduces the random dopant fluctuation by lowering the dopant density and then compensating the threshold voltage using a footer transistor. The results show a reduction of the total standard deviation from 25% down to 17% using the proposed method. Furthermore, the average energy saving of 30 different applications mapped on a many-core platform is improved by around 5%, and the performance by around 6%.
    Integration the VLSI Journal 07/2014; · 0.41 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper the use of residue arithmetic is proposed as a technique to reduce delay variation in adders. It is found that the use of residue arithmetic offers significant delay variation reduction when compared to adders of the literature. Therefore this technique can be used to control variance of critical paths delay and efficiently meet timing constraints and thus improve timing yield. Experiments conducted span several values of intra-die and die-to-die variance, so that cases of practical interest for various nanoscale technologies are covered.
    12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2009, 27-29 August 2009, Patras, Greece; 01/2009