Conference Paper

Full copper wiring in a sub-0.25 μm CMOS ULSI technology

Semicond. Res. & Dev. Center, IBM Corp., Hopewell Junction, NY
DOI: 10.1109/IEDM.1997.650496 Conference: Electron Devices Meeting, 1997. IEDM '97. Technical Digest., International
Source: IEEE Xplore

ABSTRACT We present the first fully integrated ULSI CMOS/copper
interconnect technology. Up to 6 Cu wiring levels are built at minimum
metal-contacted pitch of 0.63 μm, with W local-interconnect and
contact levels and a polycontacted pitch of 0.81 μm, on a
fully-scaled sub 0.25 μm, 1.8 V CMOS technology. The Cu wiring has
advantages of significantly lower resistance, higher allowed current
density, and increased scalability, relative to comparable Ti/Al(Cu)
wiring. These benefits in turn have enabled the scaling of pitch and
thickness, from reduced-capacitance, high-density lower levels to low RC
global wiring levels, consistent with high-performance and high-density
needs. The integrated Cu hardware was evaluated according to a
comprehensive set of yield, reliability, and stress tests. This included
fully functional, high-density 288 K SRAM chips which were packaged into
product modules and successfully tested for reliability. Overall, we
find the results for full Cu wiring meet or exceed the standards set by
our Al(Cu)/W-stud technology

  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper proposes a wave propagation based approach to derive crosstalk and delay between two coupled RLCG interconnects in the transform domain. The increase of clock frequency into the GHz range, coupled with longer length interconnects of small cross-section and low dielectric strength, can result in cross coupling effects between on-chip interconnects. The traditional analysis of crosstalk in a transmission line begins with a lossless LC representation, yielding a wave equation governing the system response. In order to determine the effects that this cross talk will have on circuit operation, the resulting delays and logic levels for the victim nets must be computed. In this paper, we propose four reflection wave propagation based analytical model for estimation of crosstalk. An emphasis was made on the distributed nature of the RLCG model, thus underlining the effect of parasitic coupling inductance and conductance on present and future on-chip interconnects.
    Semiconductor Electronics (ICSE), 2010 IEEE International Conference on; 07/2010
  • [Show abstract] [Hide abstract]
    ABSTRACT: Copper/low-k dielectrics are used in today's ICs to enhance electrical performance. The low-k interlayer dielectric (ILD) materials have low fracture strength due to the presence of pores or other inclusions to reduce the dielectric constant. During flip-chip assembly, when the die/substrate structure is cooled down from reflow temperature to room temperature, thermo-mechanical strains and stresses develop in the solder bumps. These thermally-induced stresses are due to the differential displacement between the substrate and the die as a result of coefficient of thermal expansion (CTE) mismatch between the die and the substrate. When the thermo-mechanical stresses are high, they can result either in ILD cracking or in ILD delamination in the vicinity of solder bump. This ILD fractures are circular in shape and appear as a white spot in C-mode scanning acoustic microscopy (CSAM) images, and thus, they are often referred to as “white bumps.” In this paper, we present a finite-element-based sub-modeling approach to study the ILD cracking in flip-chip assemblies. The developed “global” model accounts for the die, passivation layer, die pad, solder bump, substrate pad, and various layers in the substrate including the trace-pattern effective directional modulus. The displacement boundary conditions from the global model under flip-chip assembly cooling are then applied to a “local model” which accounts for the die with its back-end-of-line (BEOL) stack, die pad, passivation layer, solder bump, substrate pad, and layers in the substrate. The local model focuses on the most critical solder bump, based on global stress contours. Next, cohesive and interfacial cracks are introduced in the ULK layers present in the BEOL stack, and the energy available for cohesive crack and interfacial crack propagation has been determined. It can be seen that energy available for crack propagation initially increases with crack length, but th- energy starts to decay after a particular crack length indicating that the ILD cracking is often confined in the vicinity of one bump. The models can also provide valuable insight into ILD cracking for a wide range of geometry and material parameters. The results from the models have been compared against available experimental cohesive as well as interfacial fracture toughness data for Cu/dielectric material systems.
    Electronic Components and Technology Conference (ECTC), 2012 IEEE 62nd; 01/2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: A twice interleaved metal patterns is proposed for decreasing transmission line loss and maintaining operating bandwidth when using 90-nm complementary metal–oxide–semiconductor technology. Three transmission lines are implemented in this experiment. The measurement results show that the location of interleaved metal patterns in metal-1 and metal-2 films decreases the attenuation constant and increases the operating bandwidth compared to the conventional transmission line. To deeply understand the phenomenon, the effective height is calculated to analyze the experiment result. The comparison results show the proposed and conventional transmission lines obtain attenuation constants of 0.26 dB/mm and 0.71 dB/mm at 40 GHz . The proposed transmission line can potentially make huge improvements in millimeter-wave operation.
    IEEE Journal on Emerging and Selected Topics in Circuits and Systems - JETCAS. 01/2012; 2(2):194-199.


Available from