Low-Frequency Noise Characterization of Strained Germanium pMOSFETs

IEEE Transactions on Electron Devices (Impact Factor: 2.47). 10/2011; 58(9):3132 - 3139. DOI: 10.1109/TED.2011.2160679
Source: IEEE Xplore


Low-frequency noise in strained Ge epitaxial layers, which are grown on a reverse-graded relaxed SiGe buffer layer, has been evaluated for different front-end processing conditions. It has been shown that the 1/ f noise in strong inversion is governed by trapping in the gate oxide (number fluctuations) and not affected by the presence of compressive strain in the channel. However, some impact has been found from the type of halo implantation used, whereby the lowest noise spectral density and the highest hole mobility are obtained by replacing the standard As halo by P implantation. At the same time, omitting the junction anneal results in poor device characteristics, which can be understood by considering the presence of a high density of nonannealed implantation damage in the channel and the gate stack near the source and the drain.

Download full-text


Available from: C. Claeys, Sep 28, 2015
5 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, the dispersion relationship is derived by using the k · p method with the help of the perturbation theory, and we obtain the analytical expression in connection with the deformation potential. The calculation of the valence band of the biaxial strained Ge/(001)Si1−xGex is then performed. The results show that the first valence band edge moves up as Ge fraction x decreases, while the second valence band edge moves down. The band structures in the strained Ge/ (001)Si0.4Ge0.6 exhibit significant changes with x decreasing in the relaxed Ge along the [0, 0, k] and the [k, 0, 0] directions. Furthermore, we employ a pseudo-potential total energy package (CASTEP) approach to calculate the band structure with the Ge fraction ranging from x = 0.6 to 1. Our analytical results of the splitting energy accord with the CASTEP-extracted results. The quantitative results obtained in this work can provide some theoretical references to the understanding of the strained Ge materials and the conduction channel design related to stress and orientation in the strained Ge pMOSFET.
    Chinese Physics B 05/2012; 21(5). DOI:10.1088/1674-1056/21/5/057103 · 1.60 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper aims at reviewing the state-of-the art of Ge pMOSFETs for future high-performance CMOS devices. Key in the development is the integration of a Ge channel on a silicon platform and the passivation of the interface between the high-k gate stack and the substrate. The different routes will be critically discussed in view of optimizing the on-current related to a high low-field hole mobility and reducing the off-current and the short-channel effects. Finally, an outlook on future technology developments will be formulated.
    Materials Science in Semiconductor Processing 12/2012; 15(6):588–600. DOI:10.1016/j.mssp.2012.04.017 · 1.96 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper gives an overview of measurement techniques to assess border traps in high-k gate dielectrics deposited on high-mobility channel materials, like Ge and InGaAs. A short description of the measurement principle and bulk oxide trap analysis will be provided for three methods, namely, low-frequency (1/f) noise, Deep-Level Transient Spectroscopy and AC transconductance dispersion. Practical application is illustrated either on metal-oxide-semiconductor capacitors or transistors, depending on the technique.
    Microelectronics Technology and Devices (SBMicro), 2013 Symposium on; 01/2013
Show more