Digital signal processor implementation and performance evaluation of split capacitor, four-leg and three H-bridge-based three-phase four-wire shunt active filters

IET Power Electronics (Impact Factor: 1.32). 05/2011; 4(4):463 - 470. DOI: 10.1049/iet-pel.2010.0198
Source: IEEE Xplore

ABSTRACT In this paper a comprehensive study on the three-phase four-wire (3P4W) shunt active power filter (APF) is carried out on the basis of three system configurations. These three two-level voltage source inverter topologies are compared for 3P4W shunt APF, namely, split capacitor (2C), four-leg (4L) and three single-phase H-bridges (3HB). The performance of all three topologies, under an unbalanced non-linear load condition, is evaluated with a detailed digital signal processor (DSP)-based experimental investigation. The steady-state as well as dynamic performance of APF is studied to compensate for current harmonics, reactive power, current unbalance and neutral current. The advantages and limitations offered by each of the topologies are also discussed in brief.

1 Follower
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, a reduced rating T-connected transformer based D-STATCOM has been proposed for power quality improvement in three-phase, four-wire (3P4W) distribution systems. The complete arrangement considered in this work comprises of a three-phase, three-wire (3P3W) D-STATCOM, a T-connected transformer and a single-phase active power filter (APF). This hybrid approach significantly improves the performance of the D-STATCOM under distorted/unbalance source voltage conditions. To show the efficacy of the proposed compensator, extensive simulation studies have been carried out in MATLAB/Simulink™ environment using power system blockset toolboxes.
    International Journal of Electrical Power & Energy Systems 01/2013; 44(1):964-970. DOI:10.1016/j.ijepes.2012.08.019 · 3.43 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a Distribution Static Compensator (DSTATCOM) with interface inductor–capacitor–inductor (LCL) filter controlled using current controller and Sinusoidal Pulse Width Modulation (SPWM) switching for compensation of unbalanced nonlinear load. Voltage Source Inverter (VSI) of DSTATCOM, connected at the point of common coupling (PCC) through interface filter, injects currents corresponding to load reactive and harmonic powers. These currents consists of switching frequency ripples. LCL filter has superior switching ripple attenuation capability compared to L filter. Moreover, this can be achieved with small value of overall LCL filter inductance than L filter. However, one major concern with LCL filter is its resonating frequency (determined from its L, C, L values), which can create resonance currents and results in improper load compensation. Therefore, in the present study, a proper design of LCL filter for high switching ripple attenuation along with passive damping and proper current controller are presented. The current controller is implemented in Synchronous Reference Frame (SRF) rotating at fundamental frequency and consists of Harmonic Compensation (HC) regulator (realized by sum of Sinusoidal Signal Integrators (SSI)) in parallel to Proportional Integrator (PI) regulator. SSI provides high gain to specified tuned harmonic frequency and helps in minimizing filter current tracking error for harmonic load current compensation. Neutral current compensation, which is required for compensating unbalance in load, is carried out through 0-axis controller. SPWM strategy generates constant frequency gating pulses for VSI switches. This will simplify the design of interface LCL filter, reduces stress on switches and switching noise. A Matlab/Simulink model of LCL filter DSTATCOM is developed and detailed simulation results of load compensation are presented. Experimental validation of proposed scheme is done on a three phase DSTATCOM prototype using dSPACE 1104 with Matlab Real Time Interface (RTI).
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, a modulation technique is proposed for four-leg voltage source inverter which is simpler than other techniques. Unlike previous techniques, the proposed technique needs no switching vectors determination and duty ratio calculation. In this technique, turn-on time interval of upper switches, in every switching period, is calculated without needing the look-up table and complex equations. As a result, it is very simple to implement and produce the dead time. Several Simulations in PSCAD/EMTDC environment confirm the validity and advantages of the proposed technique. Experimental results by using DSP-TMS320F2812 are also provided to confirm the validity of the proposed technique.
    2014 5th Power Electronics, Drive Systems & Technologies Conference (PEDSTC); 02/2014