Conference Paper

Hardware implementation of fast forwarding engine using standard memory and dedicated circuit

Grad. Sch. of Eng., Osaka City Univ., Osaka, Japan
DOI: 10.1109/ICECS.2010.5724532 Conference: Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE International Conference on
Source: IEEE Xplore

ABSTRACT Ternary content addressable memory (TCAM) is becoming very popular for designing high-throughput forwarding engines on routers. However, TCAM has potential problems in terms of cost of hardware and cost of power, which limits it deploying large amounts of capacity. In this paper, we propose a new hardware architecture for a fast forwarding engine that fundamentally solves the potential problems of TCAM. We also develop a hardware design for our architecture. Our results show that the proposed hardware reduces the costs of hardware resources needed and power consumption into 62% and 52%, respectively.

0 Followers
 · 
108 Views
 · 
0 Downloads
  • [Show abstract] [Hide abstract]
    ABSTRACT: Maintaining complete network service with the current infrastructure is an urgent task due to continuous growth in network traffic. It is expected that the energy consumption of network routers may become a global environmental problem, and therefore, research and development into power reduction is well desired. Our group proposes a unique structure embedded into routers, which consists of multiple slices and is dynamically controlled by the prediction of network traffic flow. In this paper, we examine this slice control and LSI architecture, and show the validity of a router. Also, the simulation used in this study is based on the true traffic in the university.
    High Performance Switching and Routing (HPSR), 2012 IEEE 13th International Conference on; 01/2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: Ternary content addressable memory (TCAM) is popular LSI for use in high-throughput forwarding engines on routers. However, the unique structure applied in TCAM consume huge amounts of power, therefore it restricts the applicability to deployment for handling large lookup-table capacity in IP routers. In this paper, we propose a commodity-memory based hardware architecture for the forwarding information base (FIB) application that solves the substantial problems of power and density. The proposed architecture is examined by fabricated test chip with 40nm embedded DRAM (eDRAM) technology, and the effect of power reduction verified is 95% lower than conventional TCAM based.
    Custom Integrated Circuits Conference (CICC), 2012 IEEE; 01/2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: In environment when power-saving routers and switches exist in an end-to-end path, since the amount of bandwidth-related resources of an end-to-end network path changes over time, the accuracy of existing end-to-end measurement methods of available bandwidth may degrade. Furthermore, the energy efficiency of power-saving routers also decreases due to additional traffic load by bandwidth probing. In this paper, we propose a method for measuring physical capacity and available bandwidth simultaneously for the situation in which power-saving routers exist on the end-to-end path. By showing simulation results, we show that the proposed method can measure available bandwidth with high accuracy, while maintaining the energy efficiency of power-saving routers.
    Telecommunication Networks and Applications Conference (ATNAC), 2013 Australasian; 01/2013