Article

Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 m HV-CMOS Technology

Silanna Group, Sydney, NSW, Australia
IEEE Journal of Solid-State Circuits (Impact Factor: 3.11). 03/2011;
Source: IEEE Xplore

ABSTRACT We present novel circuits for high-voltage digital level shifting with zero static power consumption. The conventional topology is analysed, showing the strong dependence of speed and dynamic power on circuit area. Novel techniques are shown to circumvent this and speed up the operation of the conventional level-shifter architecture by a factor of 5-10 typically and 30-190 in the worst case. In addition, these circuits use 50% less silicon area and exhibit a factor of 20-80 lower dynamic power consumption typically. Design guidelines and equations are given to make the design robust over process corners, ensuring good production yield. The circuits were fabricated in a 0.35 high-voltage CMOS process and verified. Due to power and IO speed limitation on the test chip, a special ring oscillator and divider structure was used to measure inherent circuit speed.

2 Bookmarks
 · 
385 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Keeping power consumption low in implantable neuro-stimulators such as Cochlear Implants or Vision Prostheses is one of the major design challenges in their circuit design. Usually electrode impedance and stimulation currents required to elicit physiological responses mandates the use of large stimulation voltages, again dictating the use of high-voltage integrated circuit technologies. Power consumption in the stimulating circuits and associated supply generation circuits are the major contributors to overall system power dissipation. In this paper we present circuit design techniques that address power consumption in both stimulating circuits and power supply circuits. First, our power supply design approach is to recycle currents between the two low-voltage power supply needed for the stimulating circuits, whereby power consumption in these circuits can be close to halved. Second, our stimulating circuits design approach is to use very small quiescent currents, fast turn-on time and pre-stimulating dynamic calibration which allow the delivery of charge balanced bi-phasic stimulation pulses with very good power efficiency. A variation of this include passive charge recovery for further power reduction. In combination, significant implant power consumption reduction is achieved.
    Journal of Circuits, Systems, and Computers. 10/2012; 21(06).
  • [Show abstract] [Hide abstract]
    ABSTRACT: This study proposes a single-chip architecture of ultra high slew-rate pulse generator to support ultrasound scanners for a wide range of frequency operation. The proposed pulse generator consists of two level shifters, two pre-driving circuits, and a high-voltage push-pull output stage. The level shifters shift the input low level signals to higher positive/lower negative level signals for push/pull output devices. The pulse generator can produce 59.4 Vpp output pulses with rising and falling times of 11.4 ns and 11 ns, respectively, under a 100-Ω resistance parallel with a 100-pF capacitance load.
    2013 IEEE International Ultrasonics Symposium (IUS); 07/2013
  • [Show abstract] [Hide abstract]
    ABSTRACT: The analysis and design of a highly-efficient 80 V class-D power stage design in a 0.14 µm SOI-based BCD process is described. It features immunity to the on-chip supply bounce, realized by internally regulated floating supplies, variable driving strength for the gate driver, and an efficient 2-step level shifter design. Fast switching transition and low switching loss are achieved with 94% peak efficiency for the complete class-D power stage in the realized chip.
    IEEE Journal of Solid-State Circuits 07/2014; 49(7):1514-1524. · 3.11 Impact Factor

Preview

Download
20 Downloads
Available from