Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 m HV-CMOS Technology

Silanna Group, Sydney, NSW, Australia
IEEE Journal of Solid-State Circuits (Impact Factor: 3.11). 03/2011; DOI: 10.1109/JSSC.2010.2091322
Source: IEEE Xplore

ABSTRACT We present novel circuits for high-voltage digital level shifting with zero static power consumption. The conventional topology is analysed, showing the strong dependence of speed and dynamic power on circuit area. Novel techniques are shown to circumvent this and speed up the operation of the conventional level-shifter architecture by a factor of 5-10 typically and 30-190 in the worst case. In addition, these circuits use 50% less silicon area and exhibit a factor of 20-80 lower dynamic power consumption typically. Design guidelines and equations are given to make the design robust over process corners, ensuring good production yield. The circuits were fabricated in a 0.35 high-voltage CMOS process and verified. Due to power and IO speed limitation on the test chip, a special ring oscillator and divider structure was used to measure inherent circuit speed.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Level shifter (LS) circuits are widely used as an interface for multiple voltage domains in modern ICs and System on Chips (SoCs). Low power dissipation is one of the main design considerations for high performance level shifters. This paper presents the design and performance of a low power dissipation and low input voltage range level shifter in CEDEC 0.18-µm CMOS process. Simulation results shows that the level shifter is able to perform voltage level shifting from low voltage level of 0.4 -0.7 V into high voltage level of 3 V. The obtained power dissipation is only 1.49 nW for 0.4 V and 1-kHz input pulse. This level shifter fulfills the needs of lower power systems and will be very useful for ICs and SoCs.
    World Applied Sciences Journal. 01/2012; 19(8):1140-1148.
  • [Show abstract] [Hide abstract]
    ABSTRACT: Keeping power consumption low in implantable neuro-stimulators such as Cochlear Implants or Vision Prostheses is one of the major design challenges in their circuit design. Usually electrode impedance and stimulation currents required to elicit physiological responses mandates the use of large stimulation voltages, again dictating the use of high-voltage integrated circuit technologies. Power consumption in the stimulating circuits and associated supply generation circuits are the major contributors to overall system power dissipation. In this paper we present circuit design techniques that address power consumption in both stimulating circuits and power supply circuits. First, our stimulating circuits design approach is to use very small quiescent currents, fast turn-on time and pre-stimulating dynamic calibration which allow the delivery of charge balanced bi-phasic stimulation pulses with very good power efficiency. Second, our power supply design approach is to recycle currents between the two low-voltage power supply needed for the stimulating circuits, whereby power consumption in these circuits can be close to halved. In combination, significant implant power consumption reduction is achieved.
    Midwest Symposium on Circuits and Systems 01/2011; 21(06):1-4.
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents two fast level shifters with low power consumption used for controlling the output stage of 5 V DC-DC buck converters. The propagation delays of the level shifters in nominal cases are lower than 0.61 ns, which allows controlling the power switches very accurately. The level shifters are very robust against power supply ringing and are evaluated in a DC-DC buck converter test chip in a 65 nm CMOS technology.
    Proceedings of the 37th European Solid-State Circuits Conference, ESSCIRC 2011, Helsinki, Finland, Sept. 12-16, 2011; 01/2011


Available from