Conference Proceeding
Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array
11/2010;
DOI:10.1109/ICCD.2010.5647781
pp.209 - 214 In proceeding of: Computer Design (ICCD), 2010 IEEE International Conference on
Source: IEEE Xplore
-
Citations (0)
-
Cited In (0)
Data provided are for informational purposes only. Although carefully collected, accuracy cannot be guaranteed.
The impact factor represents a rough estimation of the journal's impact factor and does not reflect the actual
current impact factor.
Publisher conditions are provided by RoMEO. Differing provisions from the publisher's actual policy or licence
agreement may be applicable.
Keywords
1.8GHz. SPICE simulations
balanced capacitive loads
bounded clock skew
bounded skew constraint
capacitive balance
Capacitive load balance
clock period
clock skew
IBM R1-R5 benchmark circuits
low-power
proposed optimization methodologies
rings
rotary oscillatory array
rotary synchronization
traveling wave