Conference Paper

Investigation of current flow during wafer-level CDM using real-time probing

Conference: Electrical Overstress/ Electrostatic Discharge Symposium (EOS/ESD), 2010 32nd
Source: IEEE Xplore

ABSTRACT Using real-time voltage probing and circuit simulation, the stress induced by wafer-level CDM test methods is compared to that of package-level FICDM testers. It is shown that while wafer-level testers can replicate I/O failures, they may not replicate core failures because of differences in the induced current stress.

0 Bookmarks
 · 
56 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: The on-chip stresses induced by various charged device model (CDM) test methods are compared at both the package and wafer levels. Test methods studied include field-induced CDM (FICDM), wafer-level CDM (WCDM2), capacitively coupled transmission-line pulsing (CC-TLP), and very fast TLP (VF-TLP). The generated stresses are compared on the basis of voltage monitor readings and integrated circuit (IC) functional failures. In general, core circuit failures induced by FICDM are replicated on the wafer level. Package-related parasitics can alter the externally measured FICDM current pulse relative to that delivered internal to the IC, causing miscorrelation with wafer-level testers.
    IEEE Transactions on Device and Materials Reliability 01/2013; 13(2):379-387. · 1.52 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Using real-time voltage probing and circuit simulation, the stress induced by wafer-level charged-device-model (CDM) electrostatic discharge test methods is compared to that of package-level field-induced CDM testers. It is shown that, while wafer-level testers can replicate I/O failures, they may not replicate core failures because of differences in the induced current stress.
    IEEE Transactions on Device and Materials Reliability 01/2012; · 1.52 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A newly designed on-chip voltage monitor circuit (VM) is capable of recording for subsequent readout the peak voltage reached at internal nodes during ESD events. Real-time voltage probing techniques during wafer-level CDM are verified using VMs; guidelines are discussed for reducing the impact of probing on current flow.
    01/2011;