BJT-Mode Endurance on a 1T-RAM Bulk FinFET Device

IMEC, Leuven, Belgium
IEEE Electron Device Letters (Impact Factor: 2.79). 01/2011; DOI: 10.1109/LED.2010.2079313
Source: IEEE Xplore

ABSTRACT In this letter, endurance is investigated on one bulk FinFET transistor capacitorless random access memory, using the bipolar junction transistor (BJT) programming mode. For the first time, it is shown that endurance is an issue using the BJT-mode programming. The dominant degradation is due to the interface state generation by impact ionization used to write “1.” This degradation leads to the gate-induced drain leakage current increase, which results in shifts of the read state “0” current.

  • [Show abstract] [Hide abstract]
    ABSTRACT: We propose a BJT-based floating-body 1T-DRAM cell made of a novel heterostructure suitable to low-power DRAM technology. Based on the numerical simulation, we verify that the proposed structure is capable of reducing the breakdown voltage and single-transistor latch bias in the BJT-based 1T-DRAM, which largely depends on the impact ionization and parasitic BJT through enhancement of the current gain $(\beta)$ . Moreover, it is discerned that the novel structure with the SiGe structure has advantages of dynamic refresh characteristics due to reduced bit-line disturb compared with the normal Si device.
    IEEE Electron Device Letters 01/2012; 33(1):14-16. · 2.79 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A novel bias scheme is demonstrated for performance improvement of floating-body cell memory, particularly retention time. Its basic mechanism is based on carrier lifetime engineering, which takes advantage of generation lifetime that is longer than recombination lifetime. In addition, the proposed scheme is suitable for low-power operation; a high drain bias is unnecessary to generate excess carriers, which allows reliable endurance of up to $\hbox{10}^{12}$ switching instances at 85 $^{\circ}\hbox{C}$.
    IEEE Transactions on Electron Devices 01/2012; 59(2):367-373. · 2.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: The low frequency (LF) noise has been studied in n-channel triple-gate bulk fin Field-Effect Transistors (FinFETs), which are developed for one-transistor (1T) memory applications. Significant variation in the noise spectral density has been observed, which is related to the random occurrence of excess Lorentzian components, associated with generation– recombination (GR) noise. Both gate-voltage-dependent and gatevoltage- independent GR noise peaks have been found, which are assigned to gate oxide traps or traps in the silicon fins, respectively. In addition, excess 1/f noise in weak inversion has sometimes been observed and is ascribed to surface-roughness fluctuations. Overall, the gate oxide quality seems to be the major contributor to the LF noise and not the channel and source–drain engineering investigated here.
    IEEE Transactions on Electron Devices 05/2012; 59(5):1272. · 2.06 Impact Factor