ZVS Resonant Converter With Parallel–Series Transformer Connection

IEEE Transactions on Industrial Electronics (Impact Factor: 6.5). 08/2011; 58(7):2972 - 2979. DOI: 10.1109/TIE.2010.2077612
Source: IEEE Xplore

ABSTRACT A new series resonant converter with a parallel-series transformer connection is proposed in order to achieve zero voltage switching (ZVS) for all power switching, zero current switching (ZCS) for rectifier diodes at a full load, and less transformer secondary winding with a full-wave rectifier. For high-output-voltage applications, the primary windings of two transformers are connected in parallel in order to share the input current and reduce the root-mean-square rms current on the primary windings such that the copper losses on the transformers are reduced. The secondary windings of the two transformers are connected in series in order to ensure that the primary side currents are balanced and the secondary winding turns are also reduced. Thus, the sizes of the transformer core and bobbin are reduced. The full-wave diode rectifier is used on the output side. Thus, the voltage stress of the rectifier diode is equal to the output voltage rather than being two times the output voltage as that in a center-tapped rectifier topology. Based on the resonant behavior, all switches are turned on at the ZVS, and the rectifier diodes are turned off at the ZCS if the operating switching frequency is less than the series resonant frequency. The laboratory experiments with a 660-W prototype, verifying the effectiveness of the proposed converter, are described.

Download full-text


Available from: Bor-Ren Lin, Aug 16, 2015
111 Reads
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A new resonant converter having low voltage stress and nearly constant efficiency against line variation for high- and wide-input-voltage applications is presented in this paper. It is similar to a three-level zero-voltage-switching pulsewidth modulation converter (TL ZVS PWMC) with two flying capacitors. In the proposed converter, however, two flying capacitors are used as the resonant capacitors, and the output voltage regulation is achieved by frequency modulation. The main advantages of the proposed converter are that, since the sum of the voltages of two resonant capacitors is constant and is equal to half of the input voltage, the voltage across each switch clamps to half of the input voltage and keeps the balance. Moreover, all main switches and rectifier diodes are softly switched under full-line and full-load conditions, and high efficiency can be constantly achieved over a wide input voltage range. These advantages solve the drawbacks on TL ZVS PWMCs. The features, operation principles, and relevant analysis results over a wide input voltage range of the proposed converter are presented in this paper. The validity of this study is confirmed by the experimental results of a prototype converter with 400–600-V input, 48-V/10-A output, and 200-kHz resonant frequency. The experimental results show that the maximum efficiency of the proposed converter is 95.08% under a full-load and a 600-V input and slightly varies across the 400–600-V input voltage range.
    IEEE Transactions on Industrial Electronics 09/2012; 59(9):3450-3463. DOI:10.1109/TIE.2011.2170397 · 6.50 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A three-phase three-level dc-to-dc phase-shifted pulsewidth-modulation (PSPWM) converter which is reported in the literature for high-power and high-input-voltage applications is based on a three-phase three-wire configuration. However, the controllable duty cycle range of the aforementioned converter is 0-2π/3. Therefore, to obtain the rated voltage, the converter needs to be overrated by 33%. In order to overcome this problem, a modified topology of the three-level dc-to-dc PSPWM converter based on a three-phase four-wire configuration is proposed. The soft switching of devices is achieved by using a tapped filter inductor. The output voltage is controlled by incorporating PSPWM. The clocked gate signals of each leg are phase shifted by 2π/3 from each other. Major features of the converter include the following: 1) The outer two switches of each leg are operating as zero-voltage switch; 2) the inner two switches of each leg are operating as zero-current switch; and 3) this is achieved without involving any extra passive or active components. Realization of the secondary output filter by having a tapped inductor leads to considerable reduction in circulating current flow during a freewheeling period and results in appreciable mitigation in conduction losses. In order to obtain the behavioral and performance characteristics of the converter topology, analytical and simulation studies are carried out, and the viability of the scheme is ascertained through detailed experimental studies.
    IEEE Transactions on Industrial Electronics 09/2012; 59(9):3362-3372. DOI:10.1109/TIE.2011.2171169 · 6.50 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a new zero-voltage switching (ZVS) DC/DC converter with three resonant tanks for high input voltage and high load current applications. Two series half-bridge legs and two split capacitors in order to limit the voltage stress of active switches at a half of input voltage. These resonant circuits are operated by an interleaved PWM scheme. The output sides of these resonant circuits are connected in parallel to evenly distribute the input power, lessen current stresses on rectifier diodes and reduce copper losses of transformers. The ZVS turn-on through power switches and zero-current switching (ZCS) turn-off for rectifier diodes are accomplished through three series resonant tanks. Therefore, switching losses of MOSFETs and reverse recovery problem of rectifier diodes are reduced. The primary windings of two transformers are series-connected to balance the secondary winding currents. Finally, experiments based on a scale-down prototype are provided to verify the performance of the proposed converter.
    Power Electronics and Drive Systems (PEDS), 2013 IEEE 10th International Conference on; 01/2013
Show more