Conference Paper

An EFOM for cross-layer optimization towards low-power and high-performance wireless networks

Mixed-Signal Microelectron., Electr. Eng., Eindhoven Univ. of Technol., Eindhoven, Netherlands
DOI: 10.1109/ISCAS.2010.5537217 Conference: Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on
Source: IEEE Xplore

ABSTRACT This paper presents an Equivalent-Figure-of-Merit (EFOM) for designing and evaluating a wireless system towards low power and high performance. Relevant factors like delay, minimum latency, overhead length of a package, package length, data rate, bit-error-rate (BER), pre-receiving time of the receiver, average duty cycle and electronics performance factor are synthesized within a unique model. Comparing to other FOMs like energy per bit Ebit, this EFOM is able to rank the overall performance of a wireless network concerning the information not only power efficiency but also about communication quality (speed, BER, wake-up time, etc.), communication effectiveness and user's satisfaction. Applying this model to the system design, a 60 GHz self-demodulating receiver is designed and optimized, which obtains high-speed versatile performance in a low-traffic wireless network with better power efficiency comparing to other low-power wireless interface, e.g. Bluetooth and so on.

0 Bookmarks
 · 
100 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This article presents basic issues regarding design and development of a 60 GHz ultra-low power radio system for ambient intelligence (AmI) applications. It demonstrates the validity of choosing the 60 GHz frequency band to design low power radios by a mathematical model, and proposes an overview of a cross-layer optimization flow to minimize power dissipation. Moreover, a completed RF front-end architecture, i.e. the transmitter and the receiver, is simulated according to the proposed methodology. Crucial concerns, challenges and solutions are discussed based on it. Simulation results are given, which verify the theoretical conclusions of 120 pJ/bit power consumption.
    Radio and Wireless Symposium, 2009. RWS '09. IEEE; 02/2009
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This study describes a method of implementing a fully integrated ultra-low-power (ULP) radio for wireless sensor networks (WSNs). This is achieved using an ad hoc modulation scheme (impulse radio), with a bandwidth of 17.7 MHz in the 2.4 GHz-ISM band and a specific medium access control (MAC) protocol, based on a duty-cycled wake-up radio and a crystal-less clock generator. It is shown that the total average power consumption is expected to be less than 100 ??W with a clock generator inaccuracy of only 1%.
    Circuits and Systems I: Regular Papers, IEEE Transactions on 06/2009; · 2.24 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A 50-GHz charge pump phase-locked loop (PLL) utilizing an LC-oscillator-based injection-locked frequency divider (ILFD) was fabricated in 0.13-mum logic CMOS process. The PLL can be locked from 45.9 to 50.5 GHz and output power level is around -10 dBm. The operating frequency range is increased by tracking the self-oscillation frequencies of the voltage-controlled oscillator (VCO) and the frequency divider. The PLL including buffers consumes 57 mW from 1.5/0.8-V supplies. The phase noise at 50 kHz, 1 MHz, and 10 MHz offset from the carrier is -63.5, -72, and -99 dBc/Hz, respectively. The PLL also outputs second-order harmonics at frequencies between 91.8 and 101 GHz. The output frequency of 101 GHz is the highest for signals locked by a PLL fabricated using the silicon integrated circuits technology.
    IEEE Journal of Solid-State Circuits 09/2007; · 3.06 Impact Factor

Full-text (2 Sources)

View
5 Downloads
Available from
Jun 6, 2014