Shape Engineering for Controlled Switching With Nanomagnet Logic
ABSTRACT We demonstrate that in circuits and systems that comprised of nanoscale magnets, magnet-shape-dependent switching properties can be used to perform Boolean logic. More specifically, by making magnets with slanted edges, we can shift the energy barrier of the device (i.e., so that it is not at a maximum when a device is magnetized along its geometrically hard axis). In clocked systems, we can leverage this barrier shift to make and or or gates that are not majority based. Advantages include reduced gate footprint and interconnect overhead as we eliminate one gate input. In this paper, we report and discuss micromagnetic simulations that illustrate how magnet shape can facilitate nonmajority-gate-based, reduced footprint logic; preliminary fabrication and testing results that illustrate that shape engineering can induce energy barrier shifts; and additional micromagnetic simulations that show other ways in which we might leverage shape in circuits made from nanoscale magnets.
[Show abstract] [Hide abstract]
ABSTRACT: Lorentzian geometry is a subject of mathematics and has famous applications in physics, especially in relativity theory. This geometry has interesting features, e.g. one axis has a negative sign in metric definition (time axis). In this study, we try to apply Lorentzian geometry for feature extraction and dimensionality reduction. We use a Lorentzian Manifold (LM) for face recognition and reduce the dimensionality in this new feature space. We compare results with different feature extraction methods; Principal Component Analysis (PCA), Linear Discriminant Analysis (LDA) and Locality Preserving Projection (LPP). Our experiments show that the best feature extraction method is LM and it produces the best face recognition rates. It is also powerful in dimensionality reduction.2013 International Conference on Electronics, Computer and Computation (ICECCO); 11/2013
Conference Paper: Domain Magnet Logic (DML): A new approach to magnetic circuits14th IEEE International Conference on Nanotechnology, IEEE-NANO 2014, Toronto; 08/2014