On the bandstructure velocity and ballistic current of ultra-narrow silicon nanowire transistors as a function of cross section size, orientation, and bias

Technical University of Vienna, TU Wien, Vienna 1040, Austria
Journal of Applied Physics (Impact Factor: 2.21). 07/2010; DOI: 10.1063/1.3372764
Source: IEEE Xplore

ABSTRACT A 20 band sp3d5s* spin-orbit-coupled, semiempirical, atomistic tight-binding model is used with a semiclassical, ballistic field-effect-transistor model, to theoretically examine the bandstructure carrier velocity and ballistic current in silicon nanowire (NW) transistors. Infinitely long, uniform, cylindrical, and rectangular NWs, of cross sectional diameters/sides ranging from 3–12 nm are considered. For a comprehensive analysis, n-type and p-type metal-oxide semiconductor (NMOS and PMOS) NWs in [100], [110], and [111] transport orientations are examined. In general, physical cross section reduction increases velocities, either by lifting the heavy mass valleys or significantly changing the curvature of the bands. The carrier velocities of PMOS [110] and [111] NWs are a strong function of diameter, with the narrower D=3 nm wires having twice the velocities of the D=12 nm NWs. The velocity in the rest of the NW categories shows only minor diameter dependence. This behavior is explained through features in the electronic structure of the silicon host material. The ballistic current, on the other hand, shows the least sensitivity with cross section in the cases where the velocity has large variations. Since the carrier velocity is a measure of the effective mass and reflects on the channel mobility, these results can provide insight into the design of NW devices with enhanced performance and performance tolerant to structure geometry variations. In the case of ballistic transport in high performance devices, the [110] NWs are the ones with both high NMOS and PMOS performance as well as low on-current variations with cross section geometry variations.

  • [Show abstract] [Hide abstract]
    ABSTRACT: We investigated the diameter-dependent performance of Si and InAs nanowire metal–oxide–semiconductor field-effect transistors (NW MOSFETs) by developing a gate capacitance model. A nonparabolic effective-mass approximation and a semiclassical ballistic transport model were used. The capacitance model helped interpret the different contributions of the capacitances, which were due to the inversion-layer centroid and density of states. As a result, the inversion-layer centroid was close to the surface with a shrinking diameter. In Si NWs, this effect increased the gate capacitance in a small diameter. On the other hand, in InAs NWs, the density of states could decrease the gate capacitance in a small diameter. In both NWs, the on-current drastically increased in diameter smaller than 5 nm mainly due to the increase in the gate capacitance. The diameter-dependent injection velocity reached a peak around 5 nm in both NWs. Our results could imply that the peak in the diameter-dependent injection velocity is a universal feature of NW MOSFETs. With respect to intrinsic gate delay, the highest injection velocity led to the best performance of Si NWs; however, this case was not accompanied with the best performance of InAs NWs.
    IEEE Transactions on Electron Devices 01/2012; 59(4):1037-1045. · 2.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: The size- and orientation-dependent uniaxial strain effects on ballistic hole transport in nanowire field-effect transistors are investigated using an sp3d5s*-based tight-binding formalism coupled with a compact electrostatics model and a semiclassical transport model. It is found that the strain-induced reduction of the valence band density of states leads to an increased ballistic hole current. This is explained by the product of a small reduction in hole density and a significant increase in the average ballistic hole velocity under uniaxial compression. While uniaxial compressive strain is beneficial for both 〈110〉 and 〈100〉 devices, the strain response of 〈110〉 nanowires is much larger than their 〈100〉 counterparts. Ultrascaled 〈110〉 nanowires have the highest hole drive current under both strained and unstrained conditions, despite the reduction of strain-induced ballistic hole current enhancement for narrower devices.
    IEEE Transactions on Nanotechnology 11/2012; 11(6):1231-1238. · 1.80 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Carrier velocity of lateral gate p-type silicon nano wire transistor (PSNWT) which is depending on silicon nanowire dimensions and physical structure of the transistor is analyzed. The effect of quantum confinement of the channel electronic structure can change the hole masses of the valence bands and the transmission properties. For the valence band of the wires, the simulation shows that in nanowires , more and more higher subbands with larger transport hole effective-masses, become populated and lowering the average hole velocity in p-type SNWTs. Abrupt source and drain junction accounting for the electric field dependence of carrier mobility, is investigated in this work.
    Solis State Science and Technology Letter (0128-7389). 02/2012; 17.

Full-text (2 Sources)

Available from
May 21, 2014