Conference Paper

A 64Mb MRAM with clamped-reference and adequate-reference schemes

Toshiba, Yokohama, Japan
DOI: 10.1109/ISSCC.2010.5433948 Conference: Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International
Source: IEEE Xplore

ABSTRACT A 64 Mb spin-transfer-torque MRAM in 65 nm CMOS is developed. A 47 mm2 die uses a 0.3584 ¿m2 cell with a perpendicular-TMR device. To achieve read-disturb immunity for the reference cell, a clamped-reference scheme is adopted. An adequate-reference scheme is implemented to suppress read-margin degradation due to the resistance variation of reference cells.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The breathtaking increase in performance of integrated circuits is supported by the continuous miniaturization of CMOS devices. However, growing technological challenges and soaring costs are gradually bringing scaling to an end, and research on alternative technologies and computational principles becomes important. Spin attracts attention as alternative to the charge degree of freedom for computations and non-volatile memory applications. Recent progress and challenges in simulating spin-based devices are briefly reviewed. Special attention is paid to methods for enhancing the electron spin lifetime in silicon inversion layers and thin films necessary for realizing spin-based field-effect transistors. A new rapidly switching structure for spin-based non-volatile memory cell, MRAM, was optimized by means of micromagnetic simulations. Several memory cells can be assembled in logic gates capable to perform logic operations. We demonstrate that an implication gate is promising for realizing intrinsic non-volatile logic-in-memory architectures.
    2014 IEEE 29th International Conference on Microelectronics (MIEL); 05/2014
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper introduces a soft-error tolerant asynchronous ternary content-addressable memory (TCAM) based on a transistor/magnetic-tunnel-junction (MTJ) hybrid structure. An MTJ device that is often used for a non-volatile memory stores one-bit information as a resistance whose value is robust against alpha particle and atmosphere neutron strikes, which significantly lower the probability of single-event upsets (SEUs). The TCAM is also robust against delay variations caused by single-event transients (SETs) as it is designed based on four-phase dual-rail encoding realized using complementary NAND and NOR-type word circuits. The dual-rail TCAM cell is compactly designed using 20 transistors (20T) and 4 MTJ devices stacked on a CMOS layer as opposed to a single-rail 24T TCAM cell that consists of soft-error tolerant storage elements. In addition, soft errors can be detected using the dual-rail signals. As a design example, a 256-word x 64-bit TCAM is designed under a 90 nm CMOS/MTJ technology and is evaluated with a collected charge caused by a particle strike, which induces the SET and hence the delay variation. The proposed TCAM properly operates under the delay variation, while achieving comparable performance to a synchronous single-rail TCAM in which an up to 25% timing error occurs.
    2014 20th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC); 05/2014
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper introduces an analog-to-stochastic converter using a magnetic-tunnel junction (MTJ) device for stochastic computation. Stochastic computation has recently been exploited for area-efficient hardware implementation, such as low-density parity-check (LDPC) decoders and image processors. However, power-and-area hungry analog-to-digital and digital-to-stochastic converters are required for the analog to stochastic signal conversion. The MTJ devices exhibit probabilistic switching behaviour between two resistance states. Exploiting the probabilistic behaviour, analog signals can be directly converted to stochastic signals to mitigate the signal-conversion overhead. The analog-to-stochastic signal conversion is mathematically described and the conversion circuit is designed based on a transistor/MTJ hybrid structure. The conversion characteristic is evaluated using device and circuit parameters that determines proper parameters for designing the analog-to-stochastic converter.
    2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH); 07/2014