Conference Paper

A 86MHz-to-12GHz digital-intensive phase-modulated fractional-N PLL using a 15pJ/Shot 5ps TDC in 40nm digital CMOS

IMEC, Leuven, Belgium
DOI: 10.1109/ISSCC.2010.5433840 Conference: Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International
Source: IEEE Xplore

ABSTRACT A 86 MHz-12 GHz digital-intensive reconfigurable synthesizer is presented with 100 kHz to 2 MHz bandwidth. It leverages a 15 pJ/Shot 5.5 ps 14 b coarse-fine TDC and a 6-to-12 GHz dual-VCO set. The 0.28 mm2 synthesizer features simple background calibration, ¿¿ noise cancelation, and digital phase modulation, and consumes less than 30 mW.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Time-domain analog and digital mixed-signal processing (TD-AMS) is presented. Analog computation is more energy- and area-efficient at the cost of its limited accuracy, whereas digital computation is more versatile and derives greater benefits from technology scaling. Besides, design automation tools for digital circuits are much more sophisticated than those for analog circuits. TD-AMS exploits both advantages, and is a solution better suited to implementing a system on chip including functions for which high computational accuracy is not required, such as error correction, image processing, and machine learning. As an example, a low-density parity-check (LDPC) code decoder with the technique is implemented in 65 nm CMOS and achieves the best reported efficiencies of 10.4 pJ/bit and 6.1 Gbps/mm2.
    IEEE Journal of Solid-State Circuits 01/2014; 49(1):77-83. DOI:10.1109/JSSC.2013.2284363 · 3.11 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A mismatch-tolerant current-mode Sigma Delta (ΣΔ) Digital to Analog Converter (DAC) is presented here. The current mode DAC is designed such that the outputs of any two adjacent current elements can be progressively brought out for separate ΣΔ operation. This increases the DAC range even as the ΣΔ step size and range are kept small to minimize ΣΔ switching noise. Mismatch between DAC current elements can result in Differential Non Linearity (DNL) at the DAC output. A novel scheme is proposed to mitigate this effect. It involves skewing the thresholds of the quantizer in the ΣΔ modulator based on the DAC input, in order to control which DAC elements are used in generating a particular output current. The DAC, implemented as part of a Digital PLL in 90nm CMOS, yields a current range of up to 2mA and occupies an area of 0.035mm2. It is shown that the proposed scheme attenuates mismatch effects by a factor of 16.
    Circuits and Systems (ISCAS), 2012 IEEE International Symposium on; 01/2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: One emerging trend of implementing phase locked loop (PLL) based frequency synthesizers is to leverage digital signal processing in the loop filtering for more flexibility, scalability and smaller silicon area. This paper examines the pros and cons of such digital-intensive PLL architecture, and discusses techniques to minimize its overhead in terms of implementation cost and performance degradation. A hardware prototype in 65nm CMOS that synthesizes frequencies over 600-800 MHz is shown to prove the effectiveness the proposed overhead minimization techniques.
    Circuits and Systems (MWSCAS), 2012 IEEE 55th International Midwest Symposium on; 01/2012

Vito Giannini