Conference Paper

Design, Simulation and Performance Evaluation of a NAND Based Single-electron 2-4 Decoder

Dept. of Comput. Eng. & Inf., Univ. of Patras, Patras, Greece
DOI: 10.1109/DSD.2009.240 Conference: Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on
Source: IEEE Xplore

ABSTRACT In this paper the design and simulation of a single-electron 2-4 decoder based on NAND gates is presented. The simulation was made using a Monte-Carlo based tool. The results confirmed that the circuit was behaving as a 2-4 decoder. The stability plot and the free energy history diagrams offer detailed analysis of the circuit. The results were compared to similar circuits reported in the literature and the advantages and disadvantages of this design were identified.

0 Bookmarks
 · 
124 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: The Single-Electron (SE) summing-inverter (SI) NOR and NAND gates are among the basic functional SE circuits. In this paper, the design of multi-input SE SI NOR and NAND gates are reviewed. Novel SE decimal-to-BCD encoders and SE binary decoders, which are composed of SI gates, are designed for all combinations of active inputs and outputs. The simulated designs work properly with only one voltage source of 500 mV for a wide range of temperatures (from 40K to 400K). The detailed schematic diagrams along with the corresponding SIMON 2.0 simulation results at room temperature (that include input and output signals as well as the stability diagrams) of the novel SE decimal-to-BCD encoders as well as the developed SE binary decoders are presented.
    Radio Science Conference (NRSC), 2012 29th National; 01/2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: Nanoelectronics is a very promising step the world of electronics is taking. It is proved to be more efficient than the microelectronic approaches currently in use, mainly in terms of area and energy management. A Single-Electron Transistor (SET) is capable of confining electrons to sufficiently small dimensions, so that the quantization of both their charge and their energy is easily observable, making the SET's quantum mechanical devices. These features should allow building chips with a number of devices orders of magnitude greater than indicated by the roadmap still respecting area and power consumption restrictions. In this sense, Tera Scale Integrated (TSI) systems can be feasible in the future. A digital module, such as an arithmetic logic unit, completely implemented with SETs has already been proposed and validated by simulation. In this work a completely SET based network-on-chip (NoC) nanoelectronic core is proposed. Furthermore, a simple NoC architecture based on that nanoelectronic core is also evaluated. It is shown that the SET-based NoC has a promising performance considering parameters such as power consumption, area and clock frequency. A simple comparison of mesh NoC chip prototypes is shown.
    Microelectronics Journal 07/2014; 45(7). DOI:10.1016/j.mejo.2013.12.008 · 0.92 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: The Single Electron (SE) Linear Threshold Gate (LTG) is one of the basic functional Single Electron Nano-Devices (SENDs). In this paper, a proposed 2-bit decoder that is composed of only four LTGs is presented. Both active-HIGH and active-LOW SE LTG 2-bit decoders are proposed. The detailed schematic diagrams along with the corresponding simulation results (using SIMON 2.0) of these 2-bit decoders are included.
    Microelectronics (ICM), 2010 International Conference on; 01/2010