Conference Paper

Design, Simulation and Performance Evaluation of a NAND Based Single-electron 2-4 Decoder

Dept. of Comput. Eng. & Inf., Univ. of Patras, Patras, Greece
DOI: 10.1109/DSD.2009.240 In proceeding of: Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on
Source: IEEE Xplore

ABSTRACT In this paper the design and simulation of a single-electron 2-4 decoder based on NAND gates is presented. The simulation was made using a Monte-Carlo based tool. The results confirmed that the circuit was behaving as a 2-4 decoder. The stability plot and the free energy history diagrams offer detailed analysis of the circuit. The results were compared to similar circuits reported in the literature and the advantages and disadvantages of this design were identified.

0 Bookmarks
 · 
88 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: This work presents a 4-bit shift-register designed with single-electron tunneling devices. Firstly, a single-electron D flip-flop based on NAND gates was designed and simulated. Based on D flip-flops, the shift-register architecture was also designed and successfully simulated at room temperature. Some considerations about noise margin were made. Moreover, stability analyses for the SET NAND, SET D flip-flop and SET shift-register were carried out.
    Microelectronics Journal 04/2013; 44(4):332–338. · 0.91 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: The Single-Electron Transistor (SET) and Linear Threshold Gate (LTG) are among the basic functional Single-Electron Nano-Devices (SENDs). In this paper, these basic SENDs are used to design a single-source (SS) single-electron (SE) complementary 4-bit (4–1) multiplexer. This design is compared with the previously reported multiple-source SE complementary 4-bit multiplexer. The first reported SS SE complementary 4-bit demultiplexer is also introduced. The detailed schematic diagrams as well as the corresponding simulation results of the designed SE 4-bit multiplexer/demultiplexer (using SIMON 2.0 and SECS Monte Carlo SE simulators) are illustrated. The simulation results include input, control, and output signals; free energy and stability diagrams; and maximum allowed signal frequency. The estimated delay and energy consumption is calculated and presented.
    Microelectronics Journal 07/2012; 43(7):473–483. · 0.91 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: The Single-Electron (SE) Linear Threshold Gate (LTG) is one of the basic functional Single-Electron Nano-Devices (SENDs). In this paper, using a SE LTG as the basic building block in an artificial neural network (ANN) is reviewed. A universal SE ANN 2-bit (4-to-2) binary encoder, which is composed of only two SE LTGs, is designed. The detailed schematic diagrams along with the corresponding SIMON 2 simulation results (that include input and output signals as well as the stability diagrams) of the designed binary encoder are included. The proposed SE ANN 2-bit binary encoder can easily be generalized to design n-bit binary encoders. As an example of this generalization, a SE ANN 3-bit (8-to-3) binary encoder, which is composed of three SE LTGs, is designed and its SIMON 2 simulation results are presented. This design is compared with the previously reported C-SET 3-bit binary encoder.
    Microelectronics Journal 03/2012; 43(3):205–215. · 0.91 Impact Factor