Conference Paper

An Ultra Low-Noise CMOS Operational Amplifier with Programmable Noise-Power Trade-Off

Inst. of Nanoelectron., Hamburg Univ. of Technol.
DOI: 10.1109/ESSCIR.2006.307607 Conference: Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European
Source: IEEE Xplore

ABSTRACT A programmable operational amplifier (OpAmp) concerning noise and power consumption is described. Key design issues for achieving programmability of a preselected OpAmp architecture are discussed. Experimental results for a 0.35 mum CMOS OpAmp show either ultra low noise of 2 nV/radicHz or low power consumption of 140 muW. The OpAmp remains stable over the whole range of programmability

  • [Show abstract] [Hide abstract]
    ABSTRACT: Folded Cascode OTA is widely used in analog and mixed signal domain. It gains special importance in switched capacitor circuits where folded cascode architecture is the default choice for op-amps. In this work, a digitally programmable single ended folded cascode operational transconductance amplifier (OTA) is presented. Observations show that the OTA can be made digitally programmable over a wide range of unity gain frequency with compromise on phase margin. It is also shown that adding additional load branches in parallel allows wide tuning of the DC gain and phase margin. The programmable OTA is thus designed and the pre and post layout simulation results are presented.
    Industrial Electronics and Applications (ISIEA), 2011 IEEE Symposium on; 01/2011
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A system-on-chip (SoC) approach for biomedical signal data acquisition in 0.35 µm 3.3 V CMOS technology is presented. The SoC is adaptable for multiple specific applications and is intended to be utilized in a low-power or a low-noise biomedical domain. A new approach for CMRR calibration technique has been used achieving a CMRR value larger than 80 dB at large DC-offsets.
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, we present the design of an integrated low noise amplifier (LNA) for Wireless LAN applications in the 5.15-5.825 GHz range using a SiGe BiCMOS technology. A novel method that can determine the optimum bias point for achieving the minimum noise figure is put forward. This method can also achieve the noise match and power match simultaneously. This proposal is applied on designing a LNA for IEEE 802.11a WLAN. The LNA exhibits a power gain large than 16 dB from 5.15 to 5.825 GHz range. The noise figure is lower than 2 dB. The OIP3 is -8 dBm. Also the LNA is matched to 50 Ω input impedance with 6 mA DC current for differential design.