Conference Paper

Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems.

Integrated Syst. Lab., ETH, Zurich
DOI: 10.1109/ISCAS.2006.1693531 Conference: International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece
Source: DBLP

ABSTRACT The paper describes an algorithm and a corresponding VLSI architecture for the implementation of linear MMSE detection in packet-based MIMO-OFDM communication systems. The advantages of the presented receiver architecture are low latency, high-throughput, and efficient resource utilization, since the hardware required for the computation of the MMSE estimators is reused for the detection. The algorithm also supports the extraction of soft information for channel decoding

1 Bookmark
  • [Show abstract] [Hide abstract]
    ABSTRACT: MIMO systems (Multiple In - Multiple Out) are the rise of new telecommunication systems. They have the characteristic of generating greater channel capacity with low power transmitters, creating a more efficient use of energy. As the purpose is to provide higher data rate, conventional methods are too limited to improve this, and MIMO systems generate an increase in capacity and reliability, also they promise to be competition for 4G systems improving multiplexing and diversity techniques which helps to increase the transmission rate while maintaining the same power levels of a conventional system. Thus, the study and improvement of techniques for MIMO channel measurements are extremely important to check the reliability of data transmission from multiple antennas, modulation techniques as well as the channel capacity. In this work four planar antennas applied to the MIMO system are scaled, simulated and performed by comparing experimental results with simulations. Also present the development of a transmitter and a receiver simulated by System Vue (Agilent) and implemented in VHDL.
    Communications and Computing (COLCOM), 2013 IEEE Colombian Conference on; 01/2013
  • Source
    9th International Conference on Cognitive Radio Oriented Wireless Networks (CrownCom); 06/2014
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a low-power MMSE MIMO detector using a dynamic voltage wordlength scaling (DVWS) technique for 4×4 MIMO-OFDM systems. A MIMO MMSE detector requests high performance computing for real-time processing. A pipelined MMSE detector using Strassen's algorithm has been developed in our previous work. However, it consumes significant power and thus, we have to consider a low-power solution to minimize power dissipation. We propose a DVWS MIMO detector which changes a wordlength and a supply voltage simultaneously with fixed clock frequency. The proposed technique can keep fixed throughput unlike dynamic voltage frequency scaling (DVFS). The power result of the DVWS MMSE detector ranged from 232 to 717 mW depending on communication situations.
    Circuits and Systems (ISCAS), 2012 IEEE International Symposium on; 01/2012

Full-text (2 Sources)

Available from
Jun 4, 2014