Conference Paper

Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems

Integrated Syst. Lab., ETH, Zurich
DOI: 10.1109/ISCAS.2006.1693531 Conference: International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece
Source: DBLP

ABSTRACT The paper describes an algorithm and a corresponding VLSI architecture for the implementation of linear MMSE detection in packet-based MIMO-OFDM communication systems. The advantages of the presented receiver architecture are low latency, high-throughput, and efficient resource utilization, since the hardware required for the computation of the MMSE estimators is reused for the detection. The algorithm also supports the extraction of soft information for channel decoding

1 Bookmark
  • [Show abstract] [Hide abstract]
    ABSTRACT: A computational complexity analysis of matrix inversion used in soft-input soft-output minimum mean square error (MMSE) MIMO detectors and a comprehensive literature comparison of corresponding VLSI implementations are presented. They indicate that the application specific integrated circuit (ASIC) proposed in this paper is — to the best of our knowledge — the most area-throughput efficient VLSI architecture reported so far, outperforming the second best by a factor of 1.7x. The ASIC achieves the IEEE 802.11n standard’s peak data rate of 600 Mbit/s.
    IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne; 06/2014
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper describes a hardware efficient linear precoder for Massive MIMO Base Stations (BSs) comprising a very large number of antennas, say, in the order of 100s, serving multiple users simultaneously. To avoid hardware demanding direct matrix inversions required for the Zero-Forcing (ZF) precoder, we use low complexity Neumann series based approximations. Furthermore, we propose a method to speed-up the convergence of the Neumann series by using tri-diagonal precondition matrices, which lowers the complexity even further. As a proof of concept a flexible VLSI architecture is presented with an implementation supporting matrix inversion of sizes up-to 16×16. In 65 nm CMOS, a throughput of 0.5M matrix inversions per sec is achieved at clock frequency of 420MHz with a 104K gate count.
    2014 IEEE International Symposium on Circuits and Systems (ISCAS); 06/2014
  • [Show abstract] [Hide abstract]
    ABSTRACT: Multiple-input multiple-output (MIMO) wireless is an enabling technology for high spectral efficiency and has been adopted in many modern wireless communication standards, such as 3GPP-LTE and IEEE 802.11n. However, (optimal) maximum a-posteriori (MAP) detection suffers from excessively high computational complexity, which prevents its deployment in practical systems. Hence, many algorithms have been proposed in the literature that trade-off performance versus detection complexity. In this paper, we propose a flexible N-Way MIMO detector that achieves excellent error-rate performance and high throughput on graphics processing units (GPUs). The proposed detector includes the required QR decomposition step and a tree-search detector, which exploits the massive parallelism available in GPUs. The proposed algorithm performs multiple tree searches in parallel, which leads to excellent error-rate performance at low computational complexity on different GPU architectures, such as Nvidia Fermi and Kepler. We highlight the flexibility of the proposed detector and demonstrate that it achieves higher throughput than existing GPU-based MIMO detectors while achieving the same or better error-rate performance.
    Journal of Signal Processing Systems 08/2014; 76(2):95-108. DOI:10.1007/s11265-014-0877-0 · 0.56 Impact Factor

Full-text (2 Sources)

Available from
Jun 4, 2014