Hierarchy-aware and area-efficient test infrastructure design for core-based system chips.
ABSTRACT Multiple levels of design hierarchy are common in current- generation system-on-chip (SOC) integrated circuits. However, most prior work on test access mechanism (TAM) optimization and test scheduling is based on a flattened design hierarchy. We investigate hierarchy-aware test infrastructure design, wherein wrapper/TAM optimization and test scheduling are carried out for hierarchical SOCs for two practical design scenarios. In the first scenario, the wrapper and TAM implementation for the em- bedded child cores in hierarchical (parent) cores are delivered in a hard form by the core provider. In the second scenario, the wrapper and TAM architecture of the child cores embedded in the parent cores are implemented by the system integrator. Ex- perimental results are presented for the ITC'02 SOC test bench- marks. test schedules designed for non-hierarchical SOCs are typically not valid for SOCs with hierarchical cores. The hierarchy im- poses a number of constraints on the manner in which tests must be applied to parent cores and their embedded child cores (8); hierarchy-oblivious methods make no attempt to satisfy these constraints. In this paper, we describe a test infrastructure design approach for hierarchical SOCs; our approach is based on hierarchy-aware wrapper design for parent cores, TAM optimization techniques for the SOC and the parent cores, and chip-level test scheduling. We consider two different test infrastructure design scenarios. In Scenario 1, we assume that the wrappers and TAM architectures for the child cores are given and fixed (hard), while the wrappers and TAM architectures for the parent cores are to be determined by our approach (soft). In Scenario 2, the wrapper and TAM for both parent and child cores are assumed to be soft. The sequel of this paper is organized as follows. In Section 2, we review the limitations of prior work. In Section 3, we discuss various DfT techniques that can be used to reduce test length. Section 4 describes our approach for Scenario 1, while Section 5 addresses Scenario 2. We derive lower bounds on the test time in Section 6. In Section 7, we present test application times and lower bounds for the ITC'02 SOC test benchmarks (5). Finally, Section 8 concludes the paper.
- SourceAvailable from: psu.edu
Conference Proceeding: Time/area tradeoffs in testing hierarchical SOCs with hard mega-cores[show abstract] [hide abstract]
ABSTRACT: Motivated by the presence of mega-cores in hierarchical systems-on-a-chip, This work describes a new framework for the design space exploration of multi-level test access mechanisms. Test resources are placed next to the mega-core wrappers, which removes the constraint that upper-level TAM width must be wider than the internal TAM width of the mega-core. The proposed solution can rapidly analyze the tradeoffs between test application time and area overhead and it facilitates test data reuse for hard mega-cores.Test Conference, 2004. Proceedings. ITC 2004. International; 11/2004
- [show abstract] [hide abstract]
ABSTRACT: Advances in semiconductor process and design technology enable the design of complex system chips. Traditional IC design, in which every circuit is designed from scratch and reuse is limited to standard-cell libraries, is more and more replaced by a design style based on embedding large reusable modules, the so-called cores. This core-based design poses a series of new challenges, especially in the domains of manufacturing test and design validation and debug. This paper provides an overview of current industrial practices as well as academic research in these areas. We also discuss industry-wide efforts by VSIA and IEEE P1500 and describe the challenges for future research. 1 Introduction In recent years, reusable embedded modules have captured the imagination of designers who understand the potential of using such modules in building on-chip systems similar to using integrated circuits on a printed circuit board (PCB). Designers formed a rich library of pre-designed, pre-verifi...03/1999;
- [show abstract] [hide abstract]
ABSTRACT: ateconcurrent processing of audio, video, graphics,and communication data.Chip architectureViper receives, optionallydecryallydecodes,converts, and displayqyqyqyyqH1EU5qycehaving different data formats. Besides MPEG-2transport streams, the chip ty qBEAA2handles livevideo, audio, and various other stream tyeam incompressed or uncompressed formats. Processingthese media streams reuires not onlytremendous computational power but also realtimesye qA response in...IEEE Design & Test of Computers. 01/2001; 18:21-31.