Conference Paper

Hierarchy-aware and area-efficient test infrastructure design for core-based system chips.

DOI: 10.1145/1131561 Conference: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2006, Munich, Germany, March 6-10, 2006
Source: DBLP

ABSTRACT Multiple levels of design hierarchy are common in current- generation system-on-chip (SOC) integrated circuits. However, most prior work on test access mechanism (TAM) optimization and test scheduling is based on a flattened design hierarchy. We investigate hierarchy-aware test infrastructure design, wherein wrapper/TAM optimization and test scheduling are carried out for hierarchical SOCs for two practical design scenarios. In the first scenario, the wrapper and TAM implementation for the em- bedded child cores in hierarchical (parent) cores are delivered in a hard form by the core provider. In the second scenario, the wrapper and TAM architecture of the child cores embedded in the parent cores are implemented by the system integrator. Ex- perimental results are presented for the ITC'02 SOC test bench- marks. test schedules designed for non-hierarchical SOCs are typically not valid for SOCs with hierarchical cores. The hierarchy im- poses a number of constraints on the manner in which tests must be applied to parent cores and their embedded child cores (8); hierarchy-oblivious methods make no attempt to satisfy these constraints. In this paper, we describe a test infrastructure design approach for hierarchical SOCs; our approach is based on hierarchy-aware wrapper design for parent cores, TAM optimization techniques for the SOC and the parent cores, and chip-level test scheduling. We consider two different test infrastructure design scenarios. In Scenario 1, we assume that the wrappers and TAM architectures for the child cores are given and fixed (hard), while the wrappers and TAM architectures for the parent cores are to be determined by our approach (soft). In Scenario 2, the wrapper and TAM for both parent and child cores are assumed to be soft. The sequel of this paper is organized as follows. In Section 2, we review the limitations of prior work. In Section 3, we discuss various DfT techniques that can be used to reduce test length. Section 4 describes our approach for Scenario 1, while Section 5 addresses Scenario 2. We derive lower bounds on the test time in Section 6. In Section 7, we present test application times and lower bounds for the ITC'02 SOC test benchmarks (5). Finally, Section 8 concludes the paper.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Scan compression has emerged as the most successful solution to solve the problem of rising manufacturing test cost. Compression technology is not hierarchical in nature. Hierarchical implementations need test access mechanisms that keep the isolation between the different tests applied through the different compressors and decompressors. In this paper we discuss a test access mechanism for Adaptive Scan that addresses the problem of reducing test data and test application time in a hierarchical and low pin count environment. An active test access mechanism is used that becomes part of the compression schemes and unifies the test data for multiple CODEC implementations. Thus, allowing for hierarchical DFT implementations with flat ATPG.
    Design, Automation and Test in Europe, DATE 2009, Nice, France, April 20-24, 2009; 01/2009
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents preemptive test application schemes for system-on-a-chip (SoC) designs with embedded deterministic test-based compression. The schemes seamlessly combine new test data reduction techniques with test scheduling algorithms and novel test access mechanisms devised for both input and output sides. In particular, they allow cores to interface with automatic test equipment through an optimized number of channels. They are well suited for SoC devices comprising both nonisolated cores, i.e., blocks that occasionally need to be tested simultaneously, and completely wrapped modules. Experimental results obtained for large industrial SoC designs illustrate feasibility of the proposed test application schemes and are reported herein.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 12/2012; 31(12):1894-1907. DOI:10.1109/TCAD.2012.2205385 · 1.20 Impact Factor
  • Source

Full-text (2 Sources)

Available from
May 27, 2014