Conference Paper

A low-cost concurrent error detection technique for processor control logic.

DOI: 10.1145/1403375.1403592 Conference: Design, Automation and Test in Europe, DATE 2008, Munich, Germany, March 10-14, 2008
Source: DBLP

ABSTRACT This paper presents a concurrent error detection technique targeted towards control logic in a processor with emphasis on low area overhead. Rather than detect all modeled transient faults, the technique selects faults which have a high probability of causing damage to the architectural state of the processor and protects the circuit against these faults. Fault detection is achieved through a series of assertions. Each assertion is an implication from inputs to the outputs of a combinational circuit. Fault simulation experiments performed on control logic modules of an industrial processor suggest that high reduction in damage causing faults can be achieved with a low overhead.


Available from: R. Galivanche, Jun 05, 2014
  • [Show abstract] [Hide abstract]
    ABSTRACT: Modern fault injection techniques allow an adversary to attack cryptographic devices by inducing errors of any multiplicity. The induced errors can affect any part of the circuit, including the Finite State Machine (FSM) that controls the execution of cryptographic algorithms. One of the most efficient countermeasures against these attacks is robust error detecting codes. Robust codes are usually designed under the assumption that the code words occur with equal probability. However, in most FSMs, some states (which are encoded as binary code words) are much more probable than others. In this paper, we show that when the probability distribution of the states is highly skewed, the state assignment, that is, the mapping between the states and the code words, determines the attack detection capability. A worst-case scenario is analyzed, and a method that allows the designer to avoid this scenario with a relatively low cost is presented. The proposed security-oriented method and random state assignment are analyzed with benchmark FSMs.
    Information Security Journal A Global Perspective 01/2013; 22. DOI:10.1080/19393555.2014.891276
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A Trojan horse is a malicious altering of hardware specification or implementation in such a way that its functionality is altered under a set of conditions defined by the attacker. The paper presents a technique for designing secure systems that can detect an active Trojan. The technique is based on utilizing specific information about the system's behavior, which is known to the designer of the system and/or is hidden in the functional specification of the system. A case study of the proposed technique conducted on an arithmetic unit of a microprocessor is provided. The study indicated a high level of Trojan detection with a small hardware overhead.
  • [Show abstract] [Hide abstract]
    ABSTRACT: Microprocessor-based systems are employed in an increasing number of applications where dependability is a major constraint. For this reason detecting faults arising during normal operation while introducing the least possible penalties is a main concern. Different forms of redundancy have been employed to ensure error-free behavior, while error detection mechanisms can be employed where some detection latency is tolerated. However, the high complexity and the low observability of microprocessors’ internal resources make the identification of adequate on-line error detection strategies a very challenging task, which can be tackled at circuit or system level. Concerning system-level strategies, a common limitation is in the mechanism used to monitor program execution and then detect errors as soon as possible, so as to reduce their impact on the application. In this work, an on-line error detection approach based on the reuse of available debugging infrastructures is proposed. The approach can be applied to different system architectures profiting from the debug trace port available in most of current microprocessors to observe possible misbehaviors. Two microprocessors have been used to study the applicability of the solution, LEON3 and ARM7TDMI. Results show that the presented fault detection technique enhances observability and thus error detection abilities in microprocessor-based systems without requiring modifications on the core architecture.
    Microprocessors and Microsystems 07/2012; 36(5):334–343. DOI:10.1016/j.micpro.2012.02.013 · 0.60 Impact Factor